1 2 3 4 5 6 7 8 9 10	PEPPER HAMILTON, LLP Harry P. Weitzel (CA BAR NO. 149934 weitzelh@pepperlaw.com 4 Park Plaza, Suite 1200 Telephone: (949) 567-3500 Facsimile: (949) 521-9101  William D. Belanger (MA Bar No. 6571 belangerw@pepperlaw.com James M. Wodarski (MA Bar No. 62703 wodarskj@pepperlaw.com Matthew D. Durell (GA Bar No. 142061 durellm@pepperlaw.com David A. Loo (MA Bar No. 669305) lood@pepperlaw.com Pro Hac applications to be filed 125 High Street 15th Floor, Oliver Street Tower Boston, Massachusetts 02110 Telephone: (617) 204-5100 Facsimile: (617) 204-5150	84) 210 OCT
12	Attorneys for Plaintiff	
13	NAZOMI COMMUNICATIONS, INC.	
14		DICTIDACE COLUMN
15	UNITED STATES	S DISTRICT COURT
16	CENTRAL DISTRI	CT OF CALIFORNIA
17	Nazomi Communications, Inc.,	SA10-CV-01527 AG (RNBx)
18	Plaintiff,	
19	V.	COMPLAINT FOR PATENT INFRINGEMENT
20		TYTOX/TYDYAY INDIAGAANINDIN
21	Samsung Telecommunications, Inc., Samsung Electronics Co., Ltd.,	JURY TRIAL DEMANDED
22	Samsung Electronics America, Inc., HTC Corp., HTC America, Inc., LG	
23	Electronics, Inc., LG Electronics U.S.A., Inc., Kyocera Corporation,	
24	Kyocera International, Inc., Kyocera	
25	Communications Inc., and Kyocera America, Inc.	
26	Defendants.	
27	//	1
28		
	i 	COMPLAINT FOR BUTTON ASSESSMENT

Plaintiff Nazomi Communications, Inc. ("Nazomi"), by and through its undersigned counsel, complains as follows:

## **JURISDICTION AND VENUE**

- 1. This infringement action arises under the patent laws of the United States, Title 35 of the United States Code, including but not limited to 35 U.S.C. § 271.
- 2. This Court has subject matter jurisdiction pursuant to 28 U.S.C. §§ 1331 and 1338(a).
- 3. Venue is proper in this judicial district pursuant to 28 U.S.C. §§ 1391(b), 1391(c), and 1400(b).

## THE PARTIES

- **4.** Plaintiff Nazomi Communications, Inc. is a corporation organized and existing under the laws of the State of Delaware with its principal place of business at 3561 Homestead Road, Suite 571, Santa Clara, California 95051.
- 5. On information and belief, Defendant LG Electronics, Inc. is a foreign corporation organized and existing under the laws of Korea, with its principal place of business at LG Twin Towers, 20, Yeouido-dong, Yeongdeungpo-gu, Seoul 150-721, South Korea. On information and belief, Defendant LG Electronics U.S.A., Inc. is a corporation organized and existing under the laws of the State of Delaware, with its principal place of business located at 1000 Sylvan Avenue, Englewood Cliffs, NJ 07632. LG Electronics, Inc. and LG Electronics U.S.A., Inc. are referred to collectively herein as "LG."
- 6. On information and belief, Defendant Samsung Electronics Co., Ltd. is a foreign corporation organized and existing under the laws of Korea, with its principal place of business located at 250, 2-ga, Taepyong-ro, Jung-gu, Seoul 100-742, Korea. On information and belief, Defendant Samsung Electronics America, Inc., is a corporation organized and existing under the laws of the State of New York, with its principal place of business located at 105 Challenger Road,

- 1 | Ridgefield Park, NJ 07660. On information and belief, Samsung
- 2 Telecommunications America, LLC is a corporation organized and existing under
- 3 the laws of the State of Delaware, with its principal place of business located at
- 4 | 1301 Lookout Dr., Richardson, TX 75082. Samsung Electronics Co., Ltd.,
- 5 | Samsung Electronics America, Inc. and Samsung Telecommunications America,
- 6 LLC are referred to collectively herein as "Samsung."
  - 7. On information and belief, HTC Corp. is a foreign corporation organized and existing under the laws of Taiwan, with its principal place of business at 23 Hsin Hua Rd., Taoyuan, 330, Taiwan. On information and belief, HTC America, Inc. is a corporation organized and existing under the laws of the State of Texas, with its principle place of business located at 13920 S.E. Eastgate Way, Suite 400, Bellevue, WA 98005. HTC Corp. and HTC America, Inc. are referred to collectively herein as "HTC."
  - 8. On information and belief, Defendant Kyocera Corporation is a foreign corporation organized and existing under the laws of Japan, with its principal place of business located at 6 Takeda Tobadono-cho, Fushimi-ku, Kyoto, 612-8501, Japan. On information and belief, Defendant Kyocera International, Inc. is a corporation organized and existing under the laws of the State of California, with its principal place of business located at 8611 Balboa Ave., San Diego, CA 92123. On information and belief, Kyocera Communications, Inc. is a corporation organized and existing under the laws of the State of Delaware, with its principal place of business located at 10300 Campus Point Dr., San Diego, CA 92121. On information and belief, Kyocera America, Inc. is a corporation organized and existing under the laws of the State of California, with its principal place of business located at 8611 Balboa Ave., San Diego, CA 92123. Kyocera Corporation, Kyocera International, Inc., Kyocera Communications, Inc., and Kyocera America, Inc. are referred to collectively herein as "Kyocera."

14

15

16

17

18

19

20

21

22

23

24

25

26

27

### **BACKGROUND**

9. 2 Nazomi Communications, Inc. was founded in September 1998 by three Java technology and embedded systems veterans for the purpose of enhancing 3 the performance of applications that run on the Java platform and other universal 4 5 runtime platforms. Nazomi's pioneering technologies included the JSTAR Java 6 Coprocessor technology and the JA108 Java and Multimedia Application 7 Processor, which were targeted at wireless mobile devices, internet appliances, and embedded systems. Nazomi's technology and products were adopted by leading 8 9 phone manufacturers and incorporated into millions of smart phones. In the years since Nazomi's introduction of the JSTAR and JA108 products, Java hardware and 10 software acceleration has been widely adopted for wireless mobile and embedded 11 systems applications. Java is now used as a platform on hundreds of millions of 12 devices. 13

- 10. On July 18, 2006, the United States Patent and Trademark Office duly and legally issued United States Patent No. 7,080,362 entitled "Java Virtual Machine Hardware for RISC and CISC Processors" ("the '362 patent"). A true and correct copy of the '362 patent is attached as Exhibit 1.
- 11. On May 29, 2007, the United States Patent and Trademark Office duly and legally issued United States Patent No. 7,225,436 entitled "Java Hardware Accelerator Using Microcode Engine" ("the '436 patent"). A true and correct copy of the '436 patent is attached as Exhibit 2.
- 12. On January 8, 2002, the United States Patent and Trademark Office duly and legally issued United States Patent No. 6,338,160 entitled "Constant Pool Reference Resolution Method" ("the '160 patent"). A true and correct copy of the '160 patent is attached as Exhibit 3.
- 13. Nazomi is the owner and possessor of all rights, title, and interest in the '362, '436, and '160 patents.
  - 14. Defendant Samsung makes, uses, sells, and/or offers for sale within the

- 15. Defendants Samsung Telecommunications, Inc., Samsung Electronics Co., Ltd., and Samsung Electronics America, Inc. make, use, sell, and/or offer for sale within the United States and this judicial district consumer electronic devices that use a virtual machine ("VM") to resolve constant pool references including, but not limited to, the Captivate (SGH-I897) mobile phone. Upon information and belief, the Captivate (SGH-I897) mobile phone uses a VM to resolve constant pool references.
- 16. Defendant HTC makes, uses, sells, and/or offers for sale within the United States and this judicial district consumer electronic devices that use a VM to resolve constant pool references including, but not limited to, the Droid Incredible mobile phone. Upon information and belief, the Droid Incredible mobile phone uses a VM to resolve constant pool references.
- 17. Defendant LG makes, uses, sells, and/or offers for sale within the United States and this judicial district consumer electronic devices containing processor cores capable of Java hardware acceleration including, but not limited to, the LX370 mobile phone. Upon information and belief, the LX370 mobile phone incorporates an ARM926EJ-S processor core capable of Java hardware acceleration.
- 18. Defendant LG likewise makes, uses, sells, and/or offers for sale within the United States and this judicial district consumer electronic devices that use a VM to resolve constant pool references including, but not limited to, the Ally (VS740) mobile phone. Upon information and belief, the Ally (VS740) mobile phone uses a VM to resolve constant pool references.

- 19. Defendant Kyocera makes, uses, sells, and/or offers for sale within the United States and this judicial district consumer electronic devices containing processor cores capable of Java hardware acceleration including, but not limited to, the PRO-700 mobile phone. Upon information and belief, the PRO-700 mobile phone incorporates an ARM926EJ-S processor core capable of Java hardware acceleration.
- **20.** Defendant Kyocera likewise makes, uses, sells, and/or offers for sale within the United States and this judicial district consumer electronic devices that use a VM to resolve constant pool references including, but not limited to, the Zio (M6000) mobile phone. Upon information and belief, the Zio (M6000) mobile phone uses a VM to resolve constant pool references.

## COUNT I

## **INFRINGEMENT OF THE '362 PATENT**

- **21.** Plaintiff incorporates each of the preceding paragraphs 1-20 as if fully set forth herein.
- **22.** Defendants Samsung, LG, and Kyocera have been and are directly infringing the '362 patent by making, using, selling, and/or offering for sale within the United States and this judicial district the products identified in paragraphs 14-20.
- **23.** The infringement by Defendants of the '362 patent has injured Plaintiff and will cause irreparable injury and damage in the future unless Defendants are enjoined from infringing the '362 patent.

## **COUNT II**

# **INFRINGEMENT OF THE '436 PATENT**

- **24.** Plaintiff incorporates each of the preceding paragraphs 1-23 as if fully set forth herein.
- **25.** Defendants Samsung, LG, and Kyocera have been and are directly infringing the '436 patent by making, using, selling, and/or offering for sale within

That the Court enjoin Defendants and their officers, directors, agents, e) and employees, from infringing, directly or indirectly, the '362, '436 and '160 patents; f) That the Court award Nazomi such other and further relief as the Court deems just and appropriate. **DEMAND FOR JURY TRIAL** Plaintiff respectfully requests a jury trial on all issues so triable. Dated: October 8, 2010 PEPPER HAMILTON LLP Respectfully submitted, Harry P. Weitzel Attorney for Plaintiff NAZOMI COMMUNICATIONS, INC. 

1	e) That the Court enjoin Defendants and their officers, directors, agents,
2	and employees, from infringing, directly or indirectly, the '362, '436 and '160
3	patents;
4	f) That the Court award Nazomi such other and further relief as the Court
5	deems just and appropriate.
6	DEMAND FOR JURY TRIAL
7	Plaintiff respectfully requests a jury trial on all issues so triable.
8	
9	Dated: October 8, 2010 PEPPER HAMILTON LLP
10	Respectfully submitted,
11	
12	
13	Harry P. Weitzel
14	Attorney for Plaintiff NAZOMI COMMINICATIONS INC
15	NAZOMI COMMUNICATIONS, INC.
16	
17	
18	
19	
20	
21	
22	
23	
24	
25	
26	
27	
28	

# **EXHIBIT 1**

US007080362B2

# (12) United States Patent Patel et al.

# (10) Patent No.: US 7,080,362 B2 (45) Date of Patent: \*Jul. 18, 2006

# (54) JAVA VIRTUAL MACHINE HARDWARE FOR RISC AND CISC PROCESSORS

(75) Inventors: Mukesh K. Patel, Fremont, CA (US);

Jay Kamdar, Cupertino, CA (US); V. R. Ranganath, Milipitas, CA (US)

(73) Assignee: Nazomi Communication, Inc., Santa

Clara, CA (US)

(\*) Notice: Subject to any disclaimer, the term of this

patent is extended or adjusted under 35

U.S.C. 154(b) by 408 days.

This patent is subject to a terminal disclaimer.

(21) Appl. No.: 09/938,886

(22) Filed: Aug. 24, 2001

(65) Prior Publication Data

US 2002/0066083 A1 May 30, 2002

### Related U.S. Application Data

- (63) Continuation of application No. 09/208,741, filed on Dec. 8, 1998.
- (51) Int. Cl. *G06F 9/45* (2006.01)
- (58) Field of Classification Search ....... 717/136-140, 717/146-149, 151-153, 165, 143, 118; 712/202-203, 712/212, 244, 210, 206-209, 34, 43; 710/29 See application file for complete search history.

### (56) References Cited

### U.S. PATENT DOCUMENTS

3,889,243 A 6/1975 Drimak

4,236,204	A	11/1980	Groves
4,524,416	Α	6/1985	Stanley et al.
4,587,612	A	5/1986	Fisk et al.
4,587,632	A	5/1986	Ditzel
4,631,663	A	12/1986	Chilinski et al.
4,763,255	A	8/1988	Hopkins et al.
4,783,738	Α	11/1988	Li et al.
4,860,191	A	8/1989	Nomura et al.
4,922,414	A	5/1990	Holloway et al.
4,961,141	A	10/1990	Hopkins et al.
4,969,091	A	11/1990	Muller
5,077,657	A	12/1991	Cooper et al.
5,113,522	A	5/1992	Dinwiddie, Jr. et al.
5,136,696	Α	8/1992	Beckwith et al.
5,142,681	A	8/1992	Driscoll et al.
5,163,139	A	11/1992	Haigh et al.
5,193,180	A	3/1993	Hastings

### (Continued)

### OTHER PUBLICATIONS

TITLE: Object and Native Code Thread Mobility Among Heterogeneous Computers, author: Steensgarrd et al, ACM, 1995.\*


### (Continued)

Primary Examiner—Chameli C. Das (74) Attorney, Agent, or Firm—Hahn and Moodley LLP

### (57) ABSTRACT

A hardware Java<sup>TM</sup> accelerator is provided to implement portions of the Java<sup>TM</sup> virtual machine in hardware in order to accelerate the operation of the system on Java<sup>TM</sup> bytecodes. The Java<sup>TM</sup> hardware accelerator preferably includes Java<sup>TM</sup> bytecode translation into native CPU instructions. The combination of the Java<sup>TM</sup> hardware accelerator and a CPU provides a embedded solution which results in an inexpensive system to run Java<sup>TM</sup> programs for use in commercial appliances.

### 99 Claims, 9 Drawing Sheets



Page 2

U.S. PATENI	DOCUMENTS	6,075,940 A 6/2000 Gosling
5,201,056 A 4/1993	Daniel et al.	6,076,141 A 6/2000 Tremblay et al.
	Yoshida	6,081,665 A 6/2000 Nilsen
5,241,636 A 8/1993		6,085,198 A 7/2000 Skinner et al.
, ,	Shackelford et al.	6,091,897 A * 7/2000 Yates et al
	Benson	6,108,768 A 8/2000 Koppala et al.
	Goettelmann et al.	6.110,226 A 8/2000 Bothner
	Bouchard et al.	6.118,940 A 9/2000 Alexander, III et al.
	Hastings	6,122,638 A 9/2000 Huber et al. 6,125,439 A 9/2000 Tremblay et al
5,355,460 A 10/1994	Eickemeyer et al.	6,125,439 A * 9/2000 Tremblay et al
	Smith et al.	6,131,191 A 10/2000 Cierniak et al.
	Richter et al.	6,139,199 A 10/2000 Rodriguez
	Mooney et al.	6,141,794 A 10/2000 Dice et al.
	Colwell et al 712/23 Hastings	6,148,391 A 11/2000 Petrick
	Blomgren	6,151,702 A 11/2000 Overturf et al.
	Scantlin	6,158,048 A 12/2000 Lueh et al.
	Goettelmann et al.	6,167,488 A 12/2000 Koppala
	Knudsen et al.	6,209,077 B1 3/2001 Robertson et al.
	Clift et al 712/217	6,233,678 B1 5/2001 Vasanth
5,619,665 A 4/1997	Emma	6,247,171 B1 * 6/2001 Yellin et al
	Coon et al.	6,275,903 B1 8/2001 Koppala et al.
	Blomgren	6,275,984 B1 8/2001 Morita
	Hammond et al.	6,292,883 B1 9/2001 Augusteijn et al.
	Gafter Moore et al.	6,298,434 B1 10/2001 Lindwer
· · · · · · · · · · · · · · · · · · ·	Gosling	6,317,872 B1 11/2001 Gee et al.
	Isaman	6,321,323 B1 11/2001 Hugroho et al.
	Clift et al 712/217	6,330,659 B1 12/2001 Poff et al.
	Yellin et al.	6,349,377 B1 2/2002 Lindwer
	Jagger	6,374,286 B1 4/2002 Gee et al.
5,748,964 A 5/1998	Gosling	6,532,531 B1 3/2003 O'Conner et al.
	Trimberger	6,606,743 B1 8/2003 Raz et al.
	Wahbe et al.	6,725,356 B1 * 4/2004 Hansen et al
	Shoji et al.	6,751,665 B1 * 6/2004 Philbrick et al
	Walters et al.	0,733,203 B1 3/2004 Downing /12/244
5,774,868 A 6/1998	Cragun et al.	OTHER PUBLICATIONS
5,774,868 A 6/1998 5,778,178 A 7/1998	Cragun et al. Arunachalam	OTHER PUBLICATIONS
5,774,868 A 6/1998 5,778,178 A 7/1998 5,781,750 A 7/1998	Cragun et al. Arunachalam Blomgren et al.	OTHER PUBLICATIONS  TITLE: Java Byte code to Native Code Translation: The
5,774,868 A 6/1998 5,778,178 A 7/1998 5,781,750 A 7/1998 5,784,584 A 7/1998	Cragun et al. Arunachalam	OTHER PUBLICATIONS  TITLE: Java Byte code to Native Code Translation: The Caffeine Prototype and Preliminary Results, author: Hsieh et
5,774,868 A 6/1998 5,778,178 A 7/1998 5,781,750 A 7/1998 5,784,584 A 7/1998 5,794,068 A 8/1998	Cragun et al. Arunachalam Blomgren et al. Moore et al.	OTHER PUBLICATIONS  TITLE: Java Byte code to Native Code Translation: The Caffeine Prototype and Preliminary Results, author: Hsieh et al, IEEE, 1996.*
5,774,868 A 6/1998 5,778,178 A 7/1998 5,781,750 A 7/1998 5,784,584 A 7/1998 5,794,068 A 8/1998 5,805,895 A 9/1998	Cragun et al. Arunachalam Blomgren et al. Moore et al. Asghar et al.	OTHER PUBLICATIONS  TITLE: Java Byte code to Native Code Translation: The Caffeine Prototype and Preliminary Results, author: Hsieh et al, IEEE, 1996.*  TITLE: Efficient Java VM Just-in-Time Compilation, Krall,
5,774,868 A 6/1998 5,778,178 A 7/1998 5,781,750 A 7/1998 5,784,584 A 7/1998 5,794,068 A 8/1998 5,805,895 A 9/1998 5,809,336 A 9/1998 5,838,165 A 11/1998	Cragun et al. Arunachalam Blomgren et al. Moore et al. Asghar et al. Breternitz, Jr. et al. Moore et al. Chatter	OTHER PUBLICATIONS  TITLE: Java Byte code to Native Code Translation: The Caffeine Prototype and Preliminary Results, author: Hsieh et al, IEEE, 1996.*
5,774,868 A 6/1998 5,778,178 A 7/1998 5,781,750 A 7/1998 5,784,584 A 7/1998 5,794,068 A 8/1998 5,805,895 A 9/1998 5,809,336 A 9/1998 5,838,165 A 11/1998 5,838,948 A 11/1998	Cragun et al. Arunachalam Blomgren et al. Moore et al. Asghar et al. Breternitz, Jr. et al. Moore et al. Chatter Bunza	OTHER PUBLICATIONS  TITLE: Java Byte code to Native Code Translation: The Caffeine Prototype and Preliminary Results, author: Hsieh et al, IEEE, 1996.*  TITLE: Efficient Java VM Just-in-Time Compilation, Krall, IEEE, 1998.*  TITLE: A Comparison of Full and Partial Predicated Execu-
5,774,868 A 6/1998 5,778,178 A 7/1998 5,781,750 A 7/1998 5,784,584 A 7/1998 5,794,068 A 8/1998 5,805,895 A 9/1998 5,809,336 A 9/1998 5,838,165 A 11/1998 5,838,948 A 11/1998 5,875,336 A 2/1999	Cragun et al. Arunachalam Blomgren et al. Moore et al. Asghar et al. Breternitz, Jr. et al. Moore et al. Chatter Bunza Dickol et al	OTHER PUBLICATIONS  TITLE: Java Byte code to Native Code Translation: The Caffeine Prototype and Preliminary Results, author: Hsieh et al, IEEE, 1996.*  TITLE: Efficient Java VM Just-in-Time Compilation, Krall, IEEE, 1998.*
5,774,868 A 6/1998 5,778,178 A 7/1998 5,781,750 A 7/1998 5,784,584 A 7/1998 5,794,068 A 8/1998 5,805,895 A 9/1998 5,809,336 A 9/1998 5,838,165 A 11/1998 5,838,948 A 11/1998 5,875,336 A 2/1999 5,889,996 A 3/1999	Cragun et al. Arunachalam Blomgren et al. Moore et al. Asghar et al. Breternitz, Jr. et al. Moore et al. Chatter Bunza Dickol et al	OTHER PUBLICATIONS  TITLE: Java Byte code to Native Code Translation: The Caffeine Prototype and Preliminary Results, author: Hsieh et al, IEEE, 1996.*  TITLE: Efficient Java VM Just-in-Time Compilation, Krall, IEEE, 1998.*  TITLE: A Comparison of Full and Partial Predicated Execu-
5,774,868 A 6/1998 5,778,1750 A 7/1998 5,781,750 A 7/1998 5,784,584 A 7/1998 5,894,068 A 8/1998 5,805,895 A 9/1998 5,809,336 A 9/1998 5,838,165 A 11/1998 5,838,948 A 11/1999 5,875,336 A 2/1999 5,889,996 A 3/1999 5,898,850 A 4/1999	Cragun et al. Arunachalam Blomgren et al. Moore et al. Asghar et al. Breternitz, Jr. et al. Moore et al. Chatter Bunza Dickol et al	OTHER PUBLICATIONS  TITLE: Java Byte code to Native Code Translation: The Caffeine Prototype and Preliminary Results, author: Hsieh et al, IEEE, 1996.*  TITLE: Efficient Java VM Just-in-Time Compilation, Krall, IEEE, 1998.*  TITLE: A Comparison of Full and Partial Predicated Execution Support for ILP Processors, author: Mahlke et al, ACM,
5,774,868 A 6/1998 5,778,178 A 7/1998 5,781,750 A 7/1998 5,784,584 A 7/1998 5,894,068 A 8/1998 5,809,336 A 9/1998 5,838,165 A 11/1998 5,838,948 A 11/1998 5,875,336 A 2/1999 5,889,996 A 3/1999 5,898,850 A 4/1999 5,898,885 A 4/1999	Cragun et al. Arunachalam Blomgren et al. Moore et al. Asghar et al. Breternitz, Jr. et al. Moore et al. Chatter Bunza Dickol et al. Dickol et al. Dickol et al. Dickol et al.	OTHER PUBLICATIONS  TITLE: Java Byte code to Native Code Translation: The Caffeine Prototype and Preliminary Results, author: Hsieh et al, IEEE, 1996.*  TITLE: Efficient Java VM Just-in-Time Compilation, Krall, IEEE, 1998.*  TITLE: A Comparison of Full and Partial Predicated Execution Support for ILP Processors, author: Mahlke et al, ACM, 1995.*
5,774,868 A 6/1998 5,778,1750 A 7/1998 5,781,750 A 7/1998 5,784,584 A 7/1998 5,894,068 A 8/1998 5,805,895 A 9/1998 5,809,336 A 9/1998 5,838,165 A 11/1998 5,838,948 A 11/1999 5,875,336 A 2/1999 5,889,996 A 3/1999 5,898,850 A 4/1999	Cragun et al. Arunachalam Blomgren et al. Moore et al. Asghar et al. Breternitz, Jr. et al. Moore et al. Chatter Bunza Dickol et al. Dickol et al. Dickol et al. Tyma	OTHER PUBLICATIONS  TITLE: Java Byte code to Native Code Translation: The Caffeine Prototype and Preliminary Results, author: Hsieh et al, IEEE, 1996.*  TITLE: Efficient Java VM Just-in-Time Compilation, Krall, IEEE, 1998.*  TITLE: A Comparison of Full and Partial Predicated Execution Support for ILP Processors, author: Mahlke et al, ACM, 1995.*  TITLE: A performance analysis of automatically managed
5,774,868 A 6/1998 5,778,178 A 7/1998 5,781,750 A 7/1998 5,784,584 A 7/1998 5,794,068 A 8/1998 5,805,895 A 9/1998 5,809,336 A 9/1998 5,838,165 A 11/1998 5,875,336 A 2/1999 5,875,336 A 2/1999 5,889,996 A 3/1999 5,898,850 A 4/1999 5,903,761 A 5/1999 5,905,895 A 5/1999	Cragun et al. Arunachalam Blomgren et al. Moore et al. Asghar et al. Breternitz, Jr. et al. Moore et al. Chatter Bunza Dickol et al. Dickol et al. Dickol et al. Tyma	OTHER PUBLICATIONS  TITLE: Java Byte code to Native Code Translation: The Caffeine Prototype and Preliminary Results, author: Hsieh et al, IEEE, 1996.*  TITLE: Efficient Java VM Just-in-Time Compilation, Krall, IEEE, 1998.*  TITLE: A Comparison of Full and Partial Predicated Execution Support for ILP Processors, author: Mahlke et al, ACM, 1995.*  TITLE: A performance analysis of automatically managed top of stack buffers, author: Stanley et al, ACM, 1987.*
5,774,868 A 6/1998 5,778,1750 A 7/1998 5,781,750 A 7/1998 5,784,584 A 7/1998 5,894,068 A 8/1998 5,805,895 A 9/1998 5,809,336 A 9/1998 5,838,165 A 11/1998 5,838,948 A 11/1998 5,875,336 A * 2/1999 5,889,996 A 3/1999 5,898,850 A 4/1999 5,9903,761 A 5/1999 5,903,761 A 5/1999 5,903,720 A 7/1999 5,923,892 A 7/1999	Cragun et al. Arunachalam Blomgren et al. Moore et al. Asghar et al. Breternitz, Jr. et al. Moore et al. Chatter Bunza Dickol et al. Dickol et al. Tyma Halter Toutonghi et al. Levy	OTHER PUBLICATIONS  TITLE: Java Byte code to Native Code Translation: The Caffeine Prototype and Preliminary Results, author: Hsieh et al, IEEE, 1996.*  TITLE: Efficient Java VM Just-in-Time Compilation, Krall, IEEE, 1998.*  TITLE: A Comparison of Full and Partial Predicated Execution Support for ILP Processors, author: Mahlke et al, ACM, 1995.*  TITLE: A performance analysis of automatically managed top of stack buffers, author: Stanley et al, ACM, 1987.*  TITLE: The Clipper Processor: Instruction set architecture
5,774,868 A 6/1998 5,778,1750 A 7/1998 5,781,750 A 7/1998 5,784,584 A 7/1998 5,894,068 A 8/1998 5,805,895 A 9/1998 5,809,336 A 9/1998 5,838,165 A 11/1998 5,838,948 A 11/1998 5,875,336 A 2/1999 5,889,996 A 3/1999 5,898,850 A 4/1999 5,993,761 A 5/1999 5,903,761 A 5/1999 5,903,761 A 5/1999 5,920,720 A 7/1999 5,923,892 A 7/1999 5,923,892 A 7/1999 5,925,123 A 7/1999	Cragun et al. Arunachalam Blomgren et al. Moore et al. Asghar et al. Breternitz, Jr. et al. Moore et al. Chatter Bunza Dickol et al. Dickol et al. Dickol et al. Tyma Halter Toutonghi et al. Levy Tremblay et al.  Arunachalam 717/143 717/143 717/143 717/143 717/143 717/143 717/143 717/143	OTHER PUBLICATIONS  TITLE: Java Byte code to Native Code Translation: The Caffeine Prototype and Preliminary Results, author: Hsieh et al, IEEE, 1996.*  TITLE: Efficient Java VM Just-in-Time Compilation, Krall, IEEE, 1998.*  TITLE: A Comparison of Full and Partial Predicated Execution Support for ILP Processors, author: Mahlke et al, ACM, 1995.*  TITLE: A performance analysis of automatically managed top of stack buffers, author: Stanley et al, ACM, 1987.*  TITLE: The Clipper Processor: Instruction set architecture and implementation, author: Hollingsworth et al, ACM,
5,774,868 A 6/1998 5,778,178 A 7/1998 5,781,750 A 7/1998 5,784,584 A 7/1998 5,805,895 A 9/1998 5,805,895 A 9/1998 5,809,336 A 9/1998 5,838,165 A 11/1998 5,838,946 A 3/1999 5,839,996 A 3/1999 5,839,885 A 4/1999 5,903,761 A 5/1999 5,905,895 A 5/1999 5,920,720 A 7/1999 5,923,892 A 7/1999 5,925,123 A 7/1999 5,926,832 A 7/1999	Cragun et al. Arunachalam Blomgren et al. Moore et al. Asghar et al. Breternitz, Jr. et al. Moore et al. Chatter Bunza Dickol et al. Dickol et al. Dickol et al. Tyma Halter Toutonghi et al. Levy Tremblay et al. Arunachalam Tyma et al. Tyma Toutonghi et al. Tyma Tremblay et al. Tyma et al.	OTHER PUBLICATIONS  TITLE: Java Byte code to Native Code Translation: The Caffeine Prototype and Preliminary Results, author: Hsieh et al, IEEE, 1996.*  TITLE: Efficient Java VM Just-in-Time Compilation, Krall, IEEE, 1998.*  TITLE: A Comparison of Full and Partial Predicated Execution Support for ILP Processors, author: Mahlke et al, ACM, 1995.*  TITLE: A performance analysis of automatically managed top of stack buffers, author: Stanley et al, ACM, 1987.*  TITLE: The Clipper Processor: Instruction set architecture and implementation, author: Hollingsworth et al, ACM, 1989.*  TITLE: Migrating a CISC Computer Family onto RISC via Object Code Translation, author: Andrews et al, ACM,
5,774,868 A 6/1998 5,778,178 A 7/1998 5,781,750 A 7/1998 5,794,068 A 8/1998 5,805,895 A 9/1998 5,838,165 A 11/1998 5,838,948 A 11/1998 5,838,948 A 11/1998 5,838,996 A 3/1999 5,898,850 A 4/1999 5,993,761 A 5/1999 5,903,761 A 5/1999 5,903,761 A 5/1999 5,920,720 A 7/1999 5,923,892 A 7/1999 5,923,892 A 7/1999 5,925,123 A 7/1999 5,926,832 A 7/1999 5,937,193 A 8/1999	Cragun et al. Arunachalam Blomgren et al. Moore et al. Asghar et al. Breternitz, Jr. et al. Moore et al. Chatter Bunza Dickol et al. Dickol et al. Dickol et al. Tyma Halter Toutonghi et al. Levy Tremblay et al. Evoy	OTHER PUBLICATIONS  TITLE: Java Byte code to Native Code Translation: The Caffeine Prototype and Preliminary Results, author: Hsieh et al, IEEE, 1996.*  TITLE: Efficient Java VM Just-in-Time Compilation, Krall, IEEE, 1998.*  TITLE: A Comparison of Full and Partial Predicated Execution Support for ILP Processors, author: Mahlke et al, ACM, 1995.*  TITLE: A performance analysis of automatically managed top of stack buffers, author: Stanley et al, ACM, 1987.*  TITLE: The Clipper Processor: Instruction set architecture and implementation, author: Hollingsworth et al, ACM, 1989.*  TITLE: Migrating a CISC Computer Family onto RISC via
5,774,868 A 6/1998 5,778,178 A 7/1998 5,781,750 A 7/1998 5,784,584 A 7/1998 5,794,068 A 8/1998 5,805,895 A 9/1998 5,838,165 A 11/1998 5,838,948 A 11/1998 5,875,336 A * 2/1999 5,898,850 A 4/1999 5,898,850 A 4/1999 5,993,761 A 5/1999 5,903,761 A 5/1999 5,903,761 A 5/1999 5,923,892 A 7/1999 5,923,892 A 7/1999 5,925,123 A * 7/1999 5,926,832 A 7/1999 5,937,193 A 8/1999 5,944,801 A * 8/1999	Cragun et al. Arunachalam Blomgren et al. Moore et al. Asghar et al. Breternitz, Jr. et al. Moore et al. Chatter Bunza Dickol et al. Dickol et al. Dickol et al. Tyma Halter Toutonghi et al. Levy Tremblay et al. Evoy Gulick 710/29	OTHER PUBLICATIONS  TITLE: Java Byte code to Native Code Translation: The Caffeine Prototype and Preliminary Results, author: Hsieh et al, IEEE, 1996.*  TITLE: Efficient Java VM Just-in-Time Compilation, Krall, IEEE, 1998.*  TITLE: A Comparison of Full and Partial Predicated Execution Support for ILP Processors, author: Mahlke et al, ACM, 1995.*  TITLE: A performance analysis of automatically managed top of stack buffers, author: Stanley et al, ACM, 1987.*  TITLE: The Clipper Processor: Instruction set architecture and implementation, author: Hollingsworth et al, ACM, 1989.*  TITLE: Migrating a CISC Computer Family onto RISC via Object Code Translation, author: Andrews et al, ACM, 1992.*
5,774,868 A 6/1998 5,778,178 A 7/1998 5,781,750 A 7/1998 5,784,584 A 7/1998 5,794,068 A 8/1998 5,805,895 A 9/1998 5,838,165 A 11/1998 5,838,948 A 11/1998 5,875,336 A 2/1999 5,898,850 A 4/1999 5,993,761 A 5/1999 5,903,761 A 5/1999 5,903,761 A 5/1999 5,923,892 A 7/1999 5,923,892 A 7/1999 5,925,123 A 7/1999 5,925,123 A 7/1999 5,925,123 A 8/1999 5,944,801 A 8/1999 5,953,736 A 9/1999	Cragun et al. Arunachalam Blomgren et al. Moore et al. Asghar et al. Breternitz, Jr. et al. Moore et al. Chatter Bunza Dickol et al. Dickol et al. Tyma Halter Toutonghi et al. Levy Tremblay et al. Evoy Gulick 710/29 O'Connor et al.	OTHER PUBLICATIONS  TITLE: Java Byte code to Native Code Translation: The Caffeine Prototype and Preliminary Results, author: Hsieh et al, IEEE, 1996.*  TITLE: Efficient Java VM Just-in-Time Compilation, Krall, IEEE, 1998.*  TITLE: A Comparison of Full and Partial Predicated Execution Support for ILP Processors, author: Mahlke et al, ACM, 1995.*  TITLE: A performance analysis of automatically managed top of stack buffers, author: Stanley et al, ACM, 1987.*  TITLE: The Clipper Processor: Instruction set architecture and implementation, author: Hollingsworth et al, ACM, 1989.*  TITLE: Migrating a CISC Computer Family onto RISC via Object Code Translation, author: Andrews et al, ACM, 1992.*  "Sun says JAVA chips will vastly increase speed, reduce
5,774,868 A 6/1998 5,778,1750 A 7/1998 5,781,750 A 7/1998 5,784,584 A 7/1998 5,894,068 A 8/1998 5,805,895 A 9/1998 5,838,165 A 11/1998 5,838,948 A 11/1998 5,875,336 A 2/1999 5,889,996 A 3/1999 5,898,850 A 4/1999 5,993,761 A 5/1999 5,903,761 A 5/1999 5,903,761 A 5/1999 5,923,892 A 7/1999 5,923,892 A 7/1999 5,923,892 A 7/1999 5,925,123 A 7/1999 5,926,832 A 7/1999 5,926,832 A 7/1999 5,937,193 A 8/1999 5,953,736 A 9/1999 5,953,736 A 9/1999 5,953,736 A 9/1999	Cragun et al. Arunachalam Blomgren et al. Moore et al. Asghar et al. Breternitz, Jr. et al. Moore et al. Chatter Bunza Dickol et al. Dickol et al. Tyma Halter Toutonghi et al. Levy Tremblay et al. Evoy Gulick Gulick Tynor Toutonghi et al. Cevy Tremblay et al. Tyma Toutonghi et al. Levy Tremblay et al. Tyma Toutonghi et al. Levy Tremblay et al. Evoy Collick Toutonghi et al. Evoy	OTHER PUBLICATIONS  TITLE: Java Byte code to Native Code Translation: The Caffeine Prototype and Preliminary Results, author: Hsieh et al, IEEE, 1996.*  TITLE: Efficient Java VM Just-in-Time Compilation, Krall, IEEE, 1998.*  TITLE: A Comparison of Full and Partial Predicated Execution Support for ILP Processors, author: Mahlke et al, ACM, 1995.*  TITLE: A performance analysis of automatically managed top of stack buffers, author: Stanley et al, ACM, 1987.*  TITLE: The Clipper Processor: Instruction set architecture and implementation, author: Hollingsworth et al, ACM, 1989.*  TITLE: Migrating a CISC Computer Family onto RISC via Object Code Translation, author: Andrews et al, ACM, 1992.*
5,774,868 A 6/1998 5,778,178 A 7/1998 5,781,750 A 7/1998 5,784,584 A 7/1998 5,805,895 A 9/1998 5,809,336 A 9/1998 5,838,165 A 11/1998 5,875,336 A 2/1999 5,889,996 A 3/1999 5,898,850 A 4/1999 5,898,850 A 4/1999 5,903,761 A 5/1999 5,903,761 A 5/1999 5,923,892 A 7/1999 5,925,123 A 7/1999 5,924,801 A 8/1999 5,937,193 A 8/1999 5,953,736 A 9/1999 5,953,736 A 9/1999 5,953,731 A 9/1999 5,953,734 A 9/1999 5,953,734 A 9/1999 5,983,334 A 11/1999	Cragun et al. Arunachalam Blomgren et al. Moore et al. Asghar et al. Breternitz, Jr. et al. Moore et al. Chatter Bunza Dickol et al. Dickol et al. Dickol et al. Tyma Halter Toutonghi et al. Levy Tremblay et al. Evoy Gulick O'Connor et al. Evoy Coon et al. Evoy Coon et al.	OTHER PUBLICATIONS  TITLE: Java Byte code to Native Code Translation: The Caffeine Prototype and Preliminary Results, author: Hsieh et al, IEEE, 1996.*  TITLE: Efficient Java VM Just-in-Time Compilation, Krall, IEEE, 1998.*  TITLE: A Comparison of Full and Partial Predicated Execution Support for ILP Processors, author: Mahlke et al, ACM, 1995.*  TITLE: A performance analysis of automatically managed top of stack buffers, author: Stanley et al, ACM, 1987.*  TITLE: The Clipper Processor: Instruction set architecture and implementation, author: Hollingsworth et al, ACM, 1989.*  TITLE: Migrating a CISC Computer Family onto RISC via Object Code Translation, author: Andrews et al, ACM, 1992.*  "Sun says JAVA chips will vastly increase speed, reduce costs to run JAVA programs," <i>Interactive Daily</i> , downloaded from the Internet (Dec. 1996).
5,774,868 A 6/1998 5,778,178 A 7/1998 5,781,750 A 7/1998 5,784,584 A 7/1998 5,895,895 A 9/1998 5,809,336 A 9/1998 5,838,165 A 11/1998 5,875,336 A 2/1999 5,889,996 A 3/1999 5,898,850 A 4/1999 5,898,850 A 4/1999 5,903,761 A 5/1999 5,903,761 A 5/1999 5,923,892 A 7/1999 5,924,801 A 8/1999 5,937,193 A 8/1999 5,953,736 A 9/1999 5,953,736 A 9/1999 5,953,731 A 9/1999 5,953,734 A 9/1999 5,953,734 A 9/1999 5,983,334 A 11/1999	Cragun et al. Arunachalam Blomgren et al. Moore et al. Asghar et al. Breternitz, Jr. et al. Moore et al. Chatter Bunza Dickol et al. Dickol et al. Dickol et al. Tyma Halter Toutonghi et al. Levy Tremblay et al. Evoy Gulick C'Connor et al. Evoy Coon et al. Evoy Coon et al. Yellin et al.	OTHER PUBLICATIONS  TITLE: Java Byte code to Native Code Translation: The Caffeine Prototype and Preliminary Results, author: Hsieh et al, IEEE, 1996.*  TITLE: Efficient Java VM Just-in-Time Compilation, Krall, IEEE, 1998.*  TITLE: A Comparison of Full and Partial Predicated Execution Support for ILP Processors, author: Mahlke et al, ACM, 1995.*  TITLE: A performance analysis of automatically managed top of stack buffers, author: Stanley et al, ACM, 1987.*  TITLE: The Clipper Processor: Instruction set architecture and implementation, author: Hollingsworth et al, ACM, 1989.*  TITLE: Migrating a CISC Computer Family onto RISC via Object Code Translation, author: Andrews et al, ACM, 1992.*  "Sun says JAVA chips will vastly increase speed, reduce costs to run JAVA programs," Interactive Daily, downloaded
5,774,868 A 6/1998 5,778,178 A 7/1998 5,781,750 A 7/1998 5,784,584 A 7/1998 5,895,895 A 9/1998 5,809,336 A 9/1998 5,838,165 A 11/1998 5,838,948 A 11/1998 5,838,996 A 3/1999 5,898,850 A 4/1999 5,898,855 A 4/1999 5,903,761 A 5/1999 5,903,761 A 5/1999 5,920,720 A 7/1999 5,923,892 A 7/1999 5,925,123 A * 7/1999 5,937,193 A 8/1999 5,953,736 A 9/1999 5,953,736 A 9/1999 5,953,731 A 12/1999 5,983,334 A 11/1999 5,983,334 A 11/1999 5,999,731 A 12/1999 6,003,038 A 12/1999	Cragun et al. Arunachalam Blomgren et al. Moore et al. Asghar et al. Breternitz, Jr. et al. Moore et al. Chatter Bunza Dickol et al. Dickol et al. Dickol et al. Tyma Halter Toutonghi et al. Levy Tremblay et al. Evoy Gulick C'Connor et al. Evoy Coon et al. Evoy Coon et al. Yellin et al.	OTHER PUBLICATIONS  TITLE: Java Byte code to Native Code Translation: The Caffeine Prototype and Preliminary Results, author: Hsieh et al, IEEE, 1996.*  TITLE: Efficient Java VM Just-in-Time Compilation, Krall, IEEE, 1998.*  TITLE: A Comparison of Full and Partial Predicated Execution Support for ILP Processors, author: Mahlke et al, ACM, 1995.*  TITLE: A performance analysis of automatically managed top of stack buffers, author: Stanley et al, ACM, 1987.*  TITLE: The Clipper Processor: Instruction set architecture and implementation, author: Hollingsworth et al, ACM, 1989.*  TITLE: Migrating a CISC Computer Family onto RISC via Object Code Translation, author: Andrews et al, ACM, 1992.*  "Sun says JAVA chips will vastly increase speed, reduce costs to run JAVA programs," <i>Interactive Daily</i> , downloaded from the Internet (Dec. 1996).  Andreas Krall, "Efficient JAVA VM Just-In-Time Compilation," IEEE 1998.
5,774,868 A 6/1998 5,778,178 A 7/1998 5,781,750 A 7/1998 5,784,584 A 7/1998 5,794,068 A 8/1998 5,805,895 A 9/1998 5,838,165 A 11/1998 5,838,948 A 11/1998 5,838,948 A 11/1998 5,838,996 A 3/1999 5,898,850 A 4/1999 5,993,761 A 5/1999 5,905,895 A 5/1999 5,920,720 A 7/1999 5,923,892 A 7/1999 5,925,123 A 7/1999 5,925,123 A 7/1999 5,926,832 A 7/1999 5,925,133 A 8/1999 5,937,193 A 8/1999 5,953,736 A 9/1999 5,953,736 A 9/1999 5,953,736 A 9/1999 5,953,736 A 9/1999 5,953,737 A 12/1999 5,983,334 A 11/1999 5,999,731 A 12/1999 6,003,038 A 12/1999 6,003,038 A 12/1999	Cragun et al. Arunachalam Blomgren et al. Moore et al. Asghar et al. Breternitz, Jr. et al. Moore et al. Chatter Bunza Dickol et al. Dickol et al. Dickol et al. Tyma Halter Toutonghi et al. Levy Tremblay et al. Evoy Gulick Tyonor et al. Evoy Cooncr et al. Evoy Coon et al. Yellin et al. Chen	OTHER PUBLICATIONS  TITLE: Java Byte code to Native Code Translation: The Caffeine Prototype and Preliminary Results, author: Hsieh et al, IEEE, 1996.*  TITLE: Efficient Java VM Just-in-Time Compilation, Krall, IEEE, 1998.*  TITLE: A Comparison of Full and Partial Predicated Execution Support for ILP Processors, author: Mahlke et al, ACM, 1995.*  TITLE: A performance analysis of automatically managed top of stack buffers, author: Stanley et al, ACM, 1987.*  TITLE: The Clipper Processor: Instruction set architecture and implementation, author: Hollingsworth et al, ACM, 1989.*  TITLE: Migrating a CISC Computer Family onto RISC via Object Code Translation, author: Andrews et al, ACM, 1992.*  "Sun says JAVA chips will vastly increase speed, reduce costs to run JAVA programs," Interactive Daily, downloaded from the Internet (Dec. 1996).  Andreas Krall, "Efficient JAVA VM Just-In-Time Compilation," IEEE 1998.  Debaere and Campenhout, "Interpretation and Instruction
5,774,868 A 6/1998 5,778,1750 A 7/1998 5,781,750 A 7/1998 5,784,584 A 7/1998 5,894,366 A 8/1998 5,809,336 A 9/1998 5,838,165 A 11/1998 5,875,336 A 2/1999 5,889,996 A 3/1999 5,898,850 A 4/1999 5,9903,761 A 5/1999 5,923,892 A 7/1999 5,923,736 A 8/1999 5,953,741 A 9/1999 5,953,741 A 9/1999 5,953,741 A 9/1999 5,953,736 A 9/1999 5,953,736 A 9/1999 5,953,731 A 12/1999 6,009,499 A 12/1999 6,009,499 A 12/1999 6,009,511 A * 12/1999 6,014,723 A 1/2000	Cragun et al. Arunachalam Blomgren et al. Moore et al. Asghar et al. Breternitz, Jr. et al. Moore et al. Chatter Bunza Dickol et al. Dickol et al. Tyma Halter Toutonghi et al. Levy Tremblay et al. Evoy Gulick Gulick Touton et al. Evoy Coon et al. Yellin et al. Chen Koppala Lynch et al. Tynza T12/222 Tremblay et al. T712/222 Tremblay et al. T712/222 Tremblay et al. T712/222 Tremblay et al. T712/222	OTHER PUBLICATIONS  TITLE: Java Byte code to Native Code Translation: The Caffeine Prototype and Preliminary Results, author: Hsieh et al, IEEE, 1996.*  TITLE: Efficient Java VM Just-in-Time Compilation, Krall, IEEE, 1998.*  TITLE: A Comparison of Full and Partial Predicated Execution Support for ILP Processors, author: Mahlke et al, ACM, 1995.*  TITLE: A performance analysis of automatically managed top of stack buffers, author: Stanley et al, ACM, 1987.*  TITLE: The Clipper Processor: Instruction set architecture and implementation, author: Hollingsworth et al, ACM, 1989.*  TITLE: Migrating a CISC Computer Family onto RISC via Object Code Translation, author: Andrews et al, ACM, 1992.*  "Sun says JAVA chips will vastly increase speed, reduce costs to run JAVA programs," Interactive Daily, downloaded from the Internet (Dec. 1996).  Andreas Krall, "Efficient JAVA VM Just-In-Time Compilation," IEEE 1998.  Debaere and Campenhout, "Interpretation and Instruction Path Coprocessing," © 1990 The MIT Press.
5,774,868 A 6/1998 5,778,178 A 7/1998 5,781,750 A 7/1998 5,784,584 A 7/1998 5,894,068 A 8/1998 5,809,336 A 9/1998 5,838,165 A 11/1998 5,875,336 A 2/1999 5,889,996 A 3/1999 5,898,850 A 4/1999 5,898,850 A 4/1999 5,903,761 A 5/1999 5,923,730 A 7/1999 5,923,133 A 7/1999 5,925,123 A 7/1999 5,937,193 A 8/1999 5,937,193 A 8/1999 5,953,736 A 9/1999 5,953,736 A 9/1999 5,953,736 A 9/1999 5,953,731 A 12/1999 6,003,038 A 12/1999 6,003,038 A 12/1999 6,004,99 A 12/1999 6,014,723 A 1/2000 6,021,469 A 2/2000	Cragun et al. Arunachalam Blomgren et al. Moore et al. Asghar et al. Breternitz, Jr. et al. Moore et al. Chatter Bunza Dickol et al. Dickol et al. Dickol et al. Tyma Halter Toutonghi et al. Levy Tremblay et al. Evoy Gulick O'Connor et al. Evoy Coon et al. Yellin et al. Chen Koppala Lynch et al. Tymblay et al. Tyma Toutonghi et al.	OTHER PUBLICATIONS  TITLE: Java Byte code to Native Code Translation: The Caffeine Prototype and Preliminary Results, author: Hsieh et al, IEEE, 1996.*  TITLE: Efficient Java VM Just-in-Time Compilation, Krall, IEEE, 1998.*  TITLE: A Comparison of Full and Partial Predicated Execution Support for ILP Processors, author: Mahlke et al, ACM, 1995.*  TITLE: A performance analysis of automatically managed top of stack buffers, author: Stanley et al, ACM, 1987.*  TITLE: The Clipper Processor: Instruction set architecture and implementation, author: Hollingsworth et al, ACM, 1989.*  TITLE: Migrating a CISC Computer Family onto RISC via Object Code Translation, author: Andrews et al, ACM, 1992.*  "Sun says JAVA chips will vastly increase speed, reduce costs to run JAVA programs," Interactive Daily, downloaded from the Internet (Dec. 1996).  Andreas Krall, "Efficient JAVA VM Just-In-Time Compilation," IEEE 1998.  Debaere and Campenhout, "Interpretation and Instruction Path Coprocessing," © 1990 The MIT Press.  "SGI WebForce 02 is a one-stop Web authoring platform,"
5,774,868 A 6/1998 5,778,178 A 7/1998 5,781,750 A 7/1998 5,784,584 A 7/1998 5,894,068 A 8/1998 5,809,336 A 9/1998 5,838,165 A 11/1998 5,838,946 A 3/1999 5,889,996 A 3/1999 5,898,850 A 4/1999 5,898,850 A 4/1999 5,903,761 A 5/1999 5,903,761 A 5/1999 5,920,720 A 7/1999 5,925,123 A 8/1999 5,937,193 A 8/1999 5,937,193 A 8/1999 5,953,736 A 9/1999 5,953,736 A 9/1999 5,953,736 A 9/1999 5,953,736 A 9/1999 5,953,736 A 11/1999 5,953,736 A 12/1999 6,003,038 A 12/1999 6,000,499 A 12/1999 6,004,490 A 12/1999 6,004,491 A 12/1999 6,014,723 A 1/2000 6,021,469 A 2/2000 6,026,485 A 2/2000	Cragun et al. Arunachalam Blomgren et al. Moore et al. Asghar et al. Breternitz, Jr. et al. Moore et al. Chatter Bunza Dickol et al. Dickol et al. Dickol et al. Dickol et al. Tyma Halter Toutonghi et al. Levy Tremblay et al. Evoy Gulick O'Connor et al. Evoy Coon et al. Yellin et al. Chen Koppala Lynch et al. Tremblay et al.	OTHER PUBLICATIONS  TITLE: Java Byte code to Native Code Translation: The Caffeine Prototype and Preliminary Results, author: Hsieh et al, IEEE, 1996.*  TITLE: Efficient Java VM Just-in-Time Compilation, Krall, IEEE, 1998.*  TITLE: A Comparison of Full and Partial Predicated Execution Support for ILP Processors, author: Mahlke et al, ACM, 1995.*  TITLE: A performance analysis of automatically managed top of stack buffers, author: Stanley et al, ACM, 1987.*  TITLE: The Clipper Processor: Instruction set architecture and implementation, author: Hollingsworth et al, ACM, 1989.*  TITLE: Migrating a CISC Computer Family onto RISC via Object Code Translation, author: Andrews et al, ACM, 1992.*  "Sun says JAVA chips will vastly increase speed, reduce costs to run JAVA programs," Interactive Daily, downloaded from the Internet (Dec. 1996).  Andreas Krall, "Efficient JAVA VM Just-In-Time Compilation," IEEE 1998.  Debaere and Campenhout, "Interpretation and Instruction Path Coprocessing," © 1990 The MIT Press.  "SGI WebForce 02 is a one-stop Web authoring platform," InfoWorld, Jan. 20, 1997.
5,774,868 A 6/1998 5,778,178 A 7/1998 5,781,750 A 7/1998 5,784,584 A 7/1998 5,805,895 A 9/1998 5,809,336 A 9/1998 5,838,165 A 11/1998 5,838,948 A 11/1998 5,838,996 A 3/1999 5,898,850 A 4/1999 5,898,850 A 4/1999 5,903,761 A 5/1999 5,903,761 A 5/1999 5,920,720 A 7/1999 5,923,892 A 7/1999 5,925,123 A 7/1999 5,937,193 A 8/1999 5,937,193 A 8/1999 5,953,736 A 9/1999 5,953,736 A 9/1999 5,953,736 A 9/1999 5,953,731 A 12/1999 6,003,038 A 12/1999 6,003,038 A 12/1999 6,009,499 A 12/1999 6,004,499 A 12/1999 6,014,723 A 1/2000 6,021,469 A 2/2000 6,031,992 A 2/2000	Cragun et al. Arunachalam Blomgren et al. Moore et al. Asghar et al. Breternitz, Jr. et al. Moore et al. Chatter Bunza Dickol et al. Dickol et al. Dickol et al. Tyma Halter Toutonghi et al. Levy Tremblay et al. Evoy Gulick 710/29 O'Connor et al. Evoy Coon et al. Yellin et al. Chen Koppala Lynch et al. Tremblay et al. Tynch et al	OTHER PUBLICATIONS  TITLE: Java Byte code to Native Code Translation: The Caffeine Prototype and Preliminary Results, author: Hsieh et al, IEEE, 1996.*  TITLE: Efficient Java VM Just-in-Time Compilation, Krall, IEEE, 1998.*  TITLE: A Comparison of Full and Partial Predicated Execution Support for ILP Processors, author: Mahlke et al, ACM, 1995.*  TITLE: A performance analysis of automatically managed top of stack buffers, author: Stanley et al, ACM, 1987.*  TITLE: The Clipper Processor: Instruction set architecture and implementation, author: Hollingsworth et al, ACM, 1989.*  TITLE: Migrating a CISC Computer Family onto RISC via Object Code Translation, author: Andrews et al, ACM, 1992.*  "Sun says JAVA chips will vastly increase speed, reduce costs to run JAVA programs," Interactive Daily, downloaded from the Internet (Dec. 1996).  Andreas Krall, "Efficient JAVA VM Just-In-Time Compilation," IEEE 1998.  Debaere and Campenhout, "Interpretation and Instruction Path Coprocessing," © 1990 The MIT Press.  "SGI WebForce 02 is a one-stop Web authoring platform," InfoWorld, Jan. 20, 1997.  Krall, et al., "CACAO—A 64-bit Java VM just-in-time
5,774,868 A 6/1998 5,778,178 A 7/1998 5,781,750 A 7/1998 5,784,584 A 7/1998 5,794,068 A 8/1998 5,805,895 A 9/1998 5,838,165 A 11/1998 5,838,948 A 11/1998 5,838,948 A 11/1998 5,838,996 A 3/1999 5,898,850 A 4/1999 5,993,761 A 5/1999 5,903,761 A 5/1999 5,903,761 A 5/1999 5,920,720 A 7/1999 5,923,892 A 7/1999 5,925,123 A * 7/1999 5,925,123 A * 7/1999 5,925,123 A * 7/1999 5,925,123 A * 7/1999 5,926,832 A 7/1999 5,926,832 A 7/1999 5,937,193 A 8/1999 5,937,193 A 8/1999 5,953,736 A 9/1999 5,953,736 A 9/1999 5,953,731 A 12/1999 6,003,038 A 12/1999 6,009,499 A 12/1999 6,001,4723 A 1/2000 6,026,485 A 2/2000 6,031,992 A 2/2000 6,038,643 A * 3/2000	Cragun et al. Arunachalam Blomgren et al. Moore et al. Asghar et al. Breternitz, Jr. et al. Moore et al. Chatter Bunza Dickol et al. Dickol et al. Dickol et al. Tyma Halter Toutonghi et al. Levy Tremblay et al. Evoy Gulick Tounor et al. Evoy Gulick Tounor et al. Evoy Tremblay et al. Tyma Tounor et al. Tyma Toutonghi et al. Tyma Toutonghi et al. Tyma Toutonghi et al. Temblay et al. Toutonghi et al. Temblay et al. Toutonghi et al. Tremblay et al. Toutonghi et al. Toutonghi et al. Tremblay et al. Toutonghi et al.	OTHER PUBLICATIONS  TITLE: Java Byte code to Native Code Translation: The Caffeine Prototype and Preliminary Results, author: Hsieh et al, IEEE, 1996.*  TITLE: Efficient Java VM Just-in-Time Compilation, Krall, IEEE, 1998.*  TITLE: A Comparison of Full and Partial Predicated Execution Support for ILP Processors, author: Mahlke et al, ACM, 1995.*  TITLE: A performance analysis of automatically managed top of stack buffers, author: Stanley et al, ACM, 1987.*  TITLE: The Clipper Processor: Instruction set architecture and implementation, author: Hollingsworth et al, ACM, 1989.*  TITLE: Migrating a CISC Computer Family onto RISC via Object Code Translation, author: Andrews et al, ACM, 1992.*  "Sun says JAVA chips will vastly increase speed, reduce costs to run JAVA programs," Interactive Daily, downloaded from the Internet (Dec. 1996).  Andreas Krall, "Efficient JAVA VM Just-In-Time Compilation," IEEE 1998.  Debaere and Campenhout, "Interpretation and Instruction Path Coprocessing," © 1990 The MIT Press.  "SGI WebForce 02 is a one-stop Web authoring platform," InfoWorld, Jan. 20, 1997.  Krall, et al., "CACAO—A 64-bit Java VM just-in-time compiler." Concurrency: Practice and Experience, vol. 9
5,774,868 A 6/1998 5,778,1750 A 7/1998 5,781,750 A 7/1998 5,784,584 A 7/1998 5,894,068 A 8/1998 5,805,895 A 9/1998 5,809,336 A 9/1998 5,838,165 A 11/1998 5,838,948 A 11/1999 5,889,996 A 3/1999 5,898,850 A 4/1999 5,903,761 A 5/1999 5,903,761 A 5/1999 5,903,761 A 5/1999 5,926,832 A 7/1999 5,925,123 A 7/1999 5,925,123 A 7/1999 5,925,123 A 7/1999 5,925,123 A 7/1999 5,923,892 A 7/1999 5,923,892 A 7/1999 5,923,736 A 9/1999 5,937,193 A 8/1999 5,953,736 A 9/1999 5,953,736 A 9/1999 5,953,731 A 12/1999 6,003,038 A 11/1999 6,003,038 A 12/1999 6,009,511 A 12/1999 6,009,511 A 12/1999 6,009,511 A 12/1999 6,0014,723 A 1/2000 6,021,469 A 2/2000 6,031,992 A 2/2000 6,031,992 A 2/2000 6,031,992 A 2/2000 6,052,526 A 4/2000	Cragun et al. Arunachalam Blomgren et al. Moore et al. Asghar et al. Breternitz, Jr. et al. Moore et al. Chatter Bunza Dickol et al. Dickol et al. Tyma Halter Toutonghi et al. Levy Tremblay et al. Temblay et al. Evoy Coon et al. Yellin et al. Chen Koppala Lynch et al. Tremblay et al.	OTHER PUBLICATIONS  TITLE: Java Byte code to Native Code Translation: The Caffeine Prototype and Preliminary Results, author: Hsieh et al, IEEE, 1996.*  TITLE: Efficient Java VM Just-in-Time Compilation, Krall, IEEE, 1998.*  TITLE: A Comparison of Full and Partial Predicated Execution Support for ILP Processors, author: Mahlke et al, ACM, 1995.*  TITLE: A performance analysis of automatically managed top of stack buffers, author: Stanley et al, ACM, 1987.*  TITLE: The Clipper Processor: Instruction set architecture and implementation, author: Hollingsworth et al, ACM, 1989.*  TITLE: Migrating a CISC Computer Family onto RISC via Object Code Translation, author: Andrews et al, ACM, 1992.*  "Sun says JAVA chips will vastly increase speed, reduce costs to run JAVA programs," Interactive Daily, downloaded from the Internet (Dec. 1996).  Andreas Krall, "Efficient JAVA VM Just-In-Time Compilation," IEEE 1998.  Debaere and Campenhout, "Interpretation and Instruction Path Coprocessing," © 1990 The MIT Press.  "SGI WebForce 02 is a one-stop Web authoring platform," InfoWorld, Jan. 20, 1997.  Krall, et al., "CACAO—A 64-bit Java VM just-in-time compiler." Concurrency: Practice and Experience, vol. 9 (11). pp. 1017-1030, Nov. 1997.
5,774,868 A 6/1998 5,778,1750 A 7/1998 5,781,750 A 7/1998 5,784,584 A 7/1998 5,894,068 A 8/1998 5,805,895 A 9/1998 5,809,336 A 9/1998 5,838,165 A 11/1998 5,838,948 A 11/1999 5,889,996 A 3/1999 5,898,850 A 4/1999 5,903,761 A 5/1999 5,903,761 A 5/1999 5,903,761 A 5/1999 5,926,832 A 7/1999 5,925,123 A 7/1999 5,925,123 A 7/1999 5,925,123 A 7/1999 5,925,123 A 7/1999 5,923,892 A 7/1999 5,923,892 A 7/1999 5,923,736 A 9/1999 5,937,193 A 8/1999 5,953,736 A 9/1999 5,953,736 A 9/1999 5,953,731 A 12/1999 6,003,038 A 11/1999 6,003,038 A 12/1999 6,009,511 A 12/1999 6,009,511 A 12/1999 6,009,511 A 12/1999 6,0014,723 A 1/2000 6,021,469 A 2/2000 6,031,992 A 2/2000 6,031,992 A 2/2000 6,031,992 A 2/2000 6,052,526 A 4/2000	Cragun et al. Arunachalam Blomgren et al. Moore et al. Asghar et al. Breternitz, Jr. et al. Moore et al. Chatter Bunza Dickol et al. Dickol et al. Tyma Halter Toutonghi et al. Levy Tremblay et al. Evoy Gulick Gulick Toonnor et al. Evoy Coon et al. Yellin et al. Chen Koppala Lynch et al. Tremblay et al.	OTHER PUBLICATIONS  TITLE: Java Byte code to Native Code Translation: The Caffeine Prototype and Preliminary Results, author: Hsieh et al, IEEE, 1996.*  TITLE: Efficient Java VM Just-in-Time Compilation, Krall, IEEE, 1998.*  TITLE: A Comparison of Full and Partial Predicated Execution Support for ILP Processors, author: Mahlke et al, ACM, 1995.*  TITLE: A performance analysis of automatically managed top of stack buffers, author: Stanley et al, ACM, 1987.*  TITLE: The Clipper Processor: Instruction set architecture and implementation, author: Hollingsworth et al, ACM, 1989.*  TITLE: Migrating a CISC Computer Family onto RISC via Object Code Translation, author: Andrews et al, ACM, 1992.*  "Sun says JAVA chips will vastly increase speed, reduce costs to run JAVA programs," Interactive Daily, downloaded from the Internet (Dec. 1996).  Andreas Krall, "Efficient JAVA VM Just-In-Time Compilation," IEEE 1998.  Debaere and Campenhout, "Interpretation and Instruction Path Coprocessing," © 1990 The MIT Press.  "SGI WebForce 02 is a one-stop Web authoring platform," InfoWorld, Jan. 20, 1997.  Krall, et al., "CACAO—A 64-bit Java VM just-in-time compiler." Concurrency: Practice and Experience, vol. 9

Page 3

R.M. Tomasulo, An Efficient Algorithm For Exploiting Multiple Arithmetic Units, IBM Journal of Research and Development, vol. 11, No. I, Jan. 1967, pp. 25-27.

C. John Glossner and Stamatis Vassiliadis, The DELFT-JAVA Engine: An Introduction, Euro-Par' 97 Parallel Processing. Third International Euro-Par Conference Passau, Germany, Aug. 26-29, 1997 Proceedings, pp. 767-770.

M. Watheq El-Kharashi and Fayez Elguibaly, Java Microprocessors: Computer Architecture Implications, 1997 IEEE Pacific Rim Conference on Communications, Computers and Signal Processing, PACRIM, Victoria, BC, Canada, Aug. 20-22, 1997, pp. 277-280.

A.C. Rose, Hardware JAVA Acdelerator, for the ARM7, Fourth year Undergraduate project in Group d, 1996/1997, pp. 1-48 plus Appendix.

Otto Steinbusch, Designing Hardware to Interpret Virtual Machine Instructions, Department of Electrical Engineering of Eindhoven University of Technology, Philips Semiconductors 1998, Master's Degree Thesis, Feb. 1998.

Andrews, et al., "Migrating a CISC computer family onto RISC via object code translation", Proceedings of the Fifth International Conference on Architectural Support for Programming Languages and Operating Systems, 1992.

Berekovic, et al., "Hardware Realization of a Java Vitural Machine for High Performance Multimedia Applications", *IEEE Workshop on Signal Processing Systems* 1997, Jan. 1, 1997.

Deutsch, Peter, et al., "Efficient Implementation of the Smalltalk-80 System", 11th ACM SIGACT-SIGPLAN Symposium on Principles of Programming Languages, 1984. ERTL, "A new approach to forth native code generation", EuroForth Conference Proceedings, 1992.

ERTL, "Implementation of stack-based languages on register machines", dissertation, Apr. 1996.

ERTL, "Stack caching for interpreters", SIGPLAN, 1995. ERTL, "Stack caching for interpreters", EuroForth Conference Proceedings 1994.

Glossner, et al., "Delft-Java Link Translation Buffer", *Proceedings of the 24th EUROMICRO conference*, Aug. 1998. Kieburtz, "A RISC architecture fir symbolic computation", *ACM 1987*.

Maierhofer, et al., "Optimizing stack code", Forth-Tagung, 1997.

McGhan, et al., "picoJAVA: A Direct Execution Engine for Java Bytecode", *IEEE*, 1998.

Miyoshi, et al., "Implementation and Evaluation of Real Time Java Threads", *IEEE*, (Jan. 01, 1997).

O'Conner, et al., "picoJava-I: The Java Virtual Machine in Hardware", *IEEE*, Mar. 1997.


Sun Microsystems, "PicoJava 1 Microprocessor Core Architecture", Oct. 1996.


Sun Microsystems, "PicoJava I, Java Processor Core Data Sheet", Dec. 1997.

Ungar, et al., "Architecture of SOAR: Smalltalk on a RISC", 11th Symposium on Computer Architecture Jun. 1984.

\* cited by examiner

U.S. Patent Jul. 18, 2006 Sheet 1 of 9 US 7,080,362 B2






U.S. Patent

Jul. 18, 2006


Sheet 2 of 9

US 7,080,362 B2



Jul. 18, 2006

Sheet 3 of 9



Sheet 4 of 9

Jul. 18, 2006

US 7,080,362 B2

U.S. Patent





FIG.\_5



U.S. Patent Jul. 18, 2006

Sheet 6 of 9

Opcodes Mnemonic	Opcode xHH	Excep Gen
nop	0x00	
aconst_null	x01	
iconst_m1	x02	
iconst_n(0-5)	x03 - x08	
lconst_n(0-1)	x09 - x0a	
fconst_n(0-2)	x0c - x0d	
dconst_n(0-1)	x0e -x0f	
bipush	x10	
sipush	x11	
ldc	x12	У
ldc_w	x13	У
ldc2_w	x14	У
iload	x15	
lload	x16	
fload	x17	
dioad	x18	
aload	x19	
iload_n(0-3)	x1a-x1d	
lload_n(0-3)	x1e-x21	
fload_n(0-3)	x22 - x25	
dload_n(0-3)	x26 - x29	
aload_n(0-3)	x2a - x2d	
iaload	x2e	
laload	x2f	
falced	x30	
daload	x31	
aaload	x32	
balcad	x33	
caload	x34	
saload	x35	
istore	x36	
Istore	x37	
fstore	x38	
dstroe	x39	
astroe	x3a	
istore_n(0-3)	x3b - x3e	
Istore_n(0-3)	x3f - x42	
fstore_n(0-3)	x43 - x46	
dstore_n(0-3)	x47 - x4a	
astore_n(0-3)	x4b - x4e	
iastore	x4f	
lastore	x50	
fastroe	x51	
dastore	x52	
bastore	x53	
aastore	x54	
castroe	x55	
sastore	x56	

Jul. 18, 2006

Sheet 7 of 9

pop			
dup         x59           dup_x1         x5a           dup         x2           dup2         x5c           dup2_x1         x5d           dup2_x2         x5e           swap         x5f           iadd         x60           ladd         x61           fadd         x62         y           dadd         x63         y           isub         x64         s64           Isub         x66         y           dsub         x67         y           imul         x68         y           idiv         x6e         y	рор		
dup_x1         x5a           dup_x2         x5b           dup2_x1         x5c           dup2_x1         x5d           dup2_x2         x5e           swap         x5f           iadd         x60           ladd         x61           fadd         x62         y           dadd         x63         y           isub         x64         s65           fsub         x66         y           dsub         x67         y           irul         x68         y           dsub         x66         y           ddww         x66         y           ddww         x66         y           ddiv         x66         y           ddiv         x66         y           ddiv         x6f         y           iciv         x74         y	pop2		
dup. x2         x5b           dup2_x1         x5c           dup2_x2         x5e           swap         x5f           iadd         x60           iadd         x61           fadd         x62         y           dadd         x63         y           isub         x64         s83         y           isub         x65         fsub         x66         y           dsub         x67         y         imul         x68         imul         x69         fmul         x69         fmul         x69         fmul         x69         fmul         x69         y         ddiv         x6c         y         y         ddiv         x6c         y         y         drem         x70         y         jerem         x70         y         y         rem         x71         y         frem         x72         y         drem         x73         y         jerem         x77         y	dup		
dup2_x1         x5c           dup2_x2         x5e           swap         x5f           iadd         x60           ladd         x61           fadd         x62         y           dadd         x63         y           isub         x64         s65           lsub         x66         y           dsub         x67         y           imul         x68         y           fsub         x66         y           dsub         x67         y           imul         x68         y           imul         x68         y           imul         x68         y           idiv         x69         y           idiv         x66         y           idiv         x66         y           idiv         x66         y           idiv         x66         y           idiv         x6e         y           idiv         x6e         y           idiv         x6e         y           idiv         x6e         y           idiv         x70         y           irem			
dup2_x2         x5e           swap         x5f           iadd         x60           tadd         x61           fadd         x62         y           dadd         x63         y           isub         x64         lsub         x65           fsub         x66         y         y           dsub         x67         y         imul         x68         y           dsub         x67         y         imul         x68         y         div         de8         y         div         de8         y         div         de8         y         div         de6         y         div         x6c         y         div         de6         y         div         x6c         y         div         div         de7         y         div         de7         div         div			
dup2_x2         x5e           swap         x5f           iadd         x60           ladd         x61           fadd         x62         y           dadd         x63         y           isub         x64         isub           isub         x65         5           fsub         x66         y           dsub         x67         y           imul         x68         y           dsub         x67         y           imul         x68         y           dmul         x68         y           idiv         x68         y           idiv         x68         y           idiv         x66         y           idiv         x66         y           idiv         x66         y           idiv         x66         y           idiv         x6e         y	dup2		
Swap   x5f   iadd   x60   iadd   x61   fadd   x62   y   dadd   x63   y   isub   x64   isub   x65   fab   x66   y   dasub   x66   y   dasub   x67   y   imul   x68   imul   x69   fmul   x69   fmul   x66   y   div   x6c   y   div   x6c   y   div   x6c   y   div   x66   y   div   x70   div   x71   y   div   x72   y   div   x73   y   div   x74   div   x76   div   x76	dup2_x1		
iadd         x60           ladd         x61           fadd         x62         y           dadd         x63         y           isub         x64         Isub         x65           fsub         x66         y           dsub         x67         y           imul         x68         y           idiv         x66         y           idiv         x6c         y           idiv         x6c         y           idiv         x6c         y           ddiv         x6e         y           ddiv         x6f         y           idiv         x6e         y           ddiv         x6f         y           irem         x72         y           ineg	dup2_x2	x5e	
ladd         x61           fadd         x62         y           dadd         x63         y           isub         x64                     Isub         x65                     fsub         x66         y           dsub         x67         y           imul         x68         y           imul         x69         y           imul         x69         y           imul         x68         y           imul         x68         y           imul         x69         y           imul         x69         y           imul         x69         y           imul         x69         y           idiv         x6e         y           Ima         x70         y           Irem         x71         y           Ima         x72         y           Ineg         x75         y           Ish <t< td=""><td>swap</td><td>x5f</td><td></td></t<>	swap	x5f	
fadd         x62         y           dadd         x63         y           isub         x64                     isub         x65                     fsub         x66         y           dsub         x67         y           imul         x68         y           imul         x69         y           fmul         x69         y           dmul         x69         y           div         x66         y           idiv         x6e         y           div         x7e         y           leg         x7f         y           dreg         x7f         y           dreg	iadd	x60	
dadd         x63         y           isub         x64           Isub         x65           fsub         x66         y           dsub         x67         y           imul         x68         y           imul         x69         y           imul         x69         y           imul         x69         y           idiv         x6c         y           idiv         x6d         y           idiv         x6e         y           ine         x71         y           irem         x72         y           ineg         x76         y           ish         x7e	ladd	x61	
dadd         x63         y           isub         x64           Isub         x65           fsub         x66         y           dsub         x67         y           imul         x68         y           fmul         x69         y           fmul         x6a         y           div         x6c         y           idiv         x6c         y           idiv         x6d         y           idiv         x6e         y           idiv         x6f         y           irem         x71         y           frem         x72         y           leg         x74         Inn           leg         x77	fadd	x62	У
Isub	dadd		
fsub         x66         y           dsub         x67         y           imul         x68         y           imul         x69         y           fmul         x6e         y           dmul         x6b         y           idiv         x6c         y           idiv         x6e         y           irem         x70         y           irem         x71         y           irem         x72         y           drem         x73         y           leng         x76         y           dreg         x77         y           ishl         x79         ishl           ishr         x7c         ishl	isub		1
dsub         x67         y           imul         x68           lmul         x69           fmul         x6b         y           idiv         x6c         y           idiv         x6d         y           idiv         x6e         y           imm         x70         y           irem         x71         y           irem         x72         y           drem         x73         y           leg         x75         y           freg         x76         y           dreg         x77         y           ish1         x79         ish1           ish2         x70         x70           land         x76	Isub	x65	
dsub         x67         y           imul         x68           lmul         x69           fmul         x6b         y           idiv         x6c         y           idiv         x6d         y           idiv         x6e         y           imm         x70         y           irem         x71         y           irem         x72         y           drem         x73         y           leg         x75         y           freg         x76         y           dreg         x77         y           ish1         x79         ish1           ish2         x70         x70           land         x76	fsub	x66	Y
imul         x68           lmul         x69           fmul         x6a         y           dmul         x6b         y           idiv         x6c         y           idiv         x6d         y           ddiv         x6e         y           ddiv         x6e         y           ddiv         x6f         y           ddiv         x6f         y           ddiv         x70         y           ineg         x71         y           ineg         x76         y           dneg         x77         y           ishl         x79         ishl           ishr         x7a         x7a           lshr         x7c         x7d           ishr         x7c         x81           ishr         x7f         x82           ixor         x82			
Imul         x69           fmul         x6a         y           dmul         x6b         y           idiv         x6c         y           idiv         x6d         y           fdiv         x6e         y           idiv         x6e         y           fdiv         x6e         y           div         x6e         y           ddiv         x6e         y           ddiv         x6e         y           ddiv         x6e         y           irem         x70         y           irem         x71         y           irem         x72         y           drem         x73         y           leng         x74         y           ineg         x76         y           dneg         x77         y           ishl         x79         ishl           ishr         x7a         ishr           ishr         x7c         inshr           ishr         x7c         inshr           ishr         x7d         inshr           ishr         x7d         inshr	imul		
fmul         x6a         y           dmul         x6b         y           idiv         x6c         y           idiv         x6d         y           fdiv         x6e         y           ddlv         x6e         y           ddlv         x6f         y           irem         x70         y           irem         x71         y           frem         x72         y           drem         x73         y           lneg         x74         Ineg           x75         y         y           dneg         x76         y           dneg         x77         y           ishl         x79         ishl           ishr         x70         x70           ishr         x70         x80           ior         x80         x80           ior         x81         x81	imul		
dmul		хба	У
Idiv   x6c   y	dmul	x6b	
Idiv   x6d   y   fdiv   x6e   y   ddiv   x6f   y   irem   x70   y   irem   x71   y   frem   x72   y   drem   x73   y   Ineg   x74   Ineg   x75   fneg   x76   y   dneg   x77   y   ishl   x78   Ishl   x79   ishl   x79   ishr   x7c   x8hr   x7c   x8hr   x7c   x8hr   x7d   Iand   x7e   Iand	idiv	x6c	
fdiv         x6e         y           ddiv         x6f         y           irem         x70         y           irem         x70         y           irem         x71         y           frem         x72         y           drem         x73         y           lneg         x74         Ineg           lneg         x75         Y           dneg         x76         y           dneg         x77         y           ishl         x78         Ishl           ishl         x79         Ishl           ishr         x7a         Ishl           ishr         x7b         Ineg           ishr         x7a         Ishl           ishr         x7b         Ineg           ishr         x7a	ldiv	x6d	
ddiv         x6f         y           irem         x70         y           irem         x71         y           frem         x71         y           drem         x72         y           drem         x73         y           lneg         x74         Ineg           lneg         x75         y           dneg         x76         y           dneg         x77         y           ishl         x78         Ishl           ishr         x79         Ishr           ishr         x7c         Ineg           ishr         x7d         Ineg           ineg         x8d	fdiv	хбе	
irem	ddiv	x6f	
Irem	irem	x70	
frem         x72         y           drem         x73         y           lneg         x74                     lneg         x75                     fneg         x76         y           dneg         x77         y           ishl         x78                     ishl         x79                     ishr         x7a                     ishr         x7c                     ishr         x7c                     ishr         x7d                     ishr         x7d                     ishr         x7d                     ishr         x7d                     ishr         x7e                     ishr         x7e                     ishr         x7e                     ishr         x8e                     ishr         x8e                     ishr         x8e                     ishr         x8e                     ishr         x8e                     ishr         x8e                     ishr         x8e           <t< td=""><td>Irem</td><td>x71</td><td></td></t<>	Irem	x71	
Ineg	frem	x72	У
Ineg	drem		
fineg         x76         y           dneg         x77         y           ishl         x78         x78           ishl         x79         x89           ishr         x7a         x7a           ishr         x7c         x7d           ishr         x7d         x7d           ishr         x7e         x80           ior         x80         ior           ior         x81         x80           ior         x81         x82           ixor         x82         x83           iinc         x84         x83           iinc         x84         x85         y           i2d         x87         y           i2l         x88         y	ineg		
dneg         x77         y           ishl         x78                     ishl         x79                     ishr         x7a                     ishr         x7b                     iushr         x7c                     iushr         x7d                     iand         x7f                     ior         x80                     ior         x81                     ixor         x82                     ixor         x83                     iinc         x84                     izl         x85         y           i2d         x87         y           i2l         x88         y		x75_	
shl	fneg	x76	y
shi			у
Ishtr			
Ishr			
iushr         x7c           lushr         x7d           land         x7e           land         x7f           ior         x80           lor         x81           lxor         x82           lxor         x83           iinc         x84           [2l         x85         y           [2f         x86         y           [2d         x87         y           [2l         x88         y			
kushr         x7d           land         x7e           land         x7f           ior         x80           ior         x81           lxor         x82           lxor         x83           iinc         x84           I2l         x85         y           I2f         x86         y           I2d         x87         y           I2l         x88         y			
land         x7e           land         x7f           ior         x80           ior         x81           ixor         x82           lxor         x83           iinc         x84           I2l         x85         y           I2f         x86         y           I2d         x87         y           I2l         x88         y			
land   x7f			
ior         x80           ior         x81           ixor         x82           lxor         x83           iinc         x84           i2l         x85         y           i2f         x86         y           i2d         x87         y           i2l         x88         y			
ior         x81           ixor         x82           ixor         x83           iinc         x84           i2l         x85         y           i2f         x86         y           i2d         x87         y           i2l         x88         y		x7f	
x82			
Ixor			
iinc         x84           I2I         x85         y           I2f         x86         y           I2d         x87         y           I2l         x88         y			
2  x85			
i2f         x86         y           i2d         x87         y           i2l         x88         y			
i2d x87 y i2l x88 y			
2  x88 y			
12f x89 y			
12d x8a y	12d	x8a	у

FIG.\_7B

Jul. 18, 2006

Sheet 8 of 9

<b>12</b> i	x8b	У
121	х8с	y
t2d	x8d	y
d2i	х8е	y
d2l	x8f	y
d2f	x90	
i2b	x91	
2c	x92	
i2s	x93	
	x94	
lcmp		у
templ	x95	<u>y</u>
fcmpg	x96	<u>y</u>
dcmpl	x97	У
dcmpg	×98	уу
ifeq	x99	
ifne	ж9а	
<b>M</b>	x9b	
ifge	x9c	
ifgt	x9d	
ifle	x9e	
if_icmpeq	x9f	
if_lcmpne	xa0	
if_icmplt	xa1	
if_acmpge	xa2	
if cmpgt	xa3	
if_icmple	xa4	
if_acmped	xa5	
if_acmpne	хаб	
goto	xa7	
ST	xa8	
ret	xa9	
tableswitch	xaa	y
lookupswitch	xab	У
iretum	xac	
ireturn	xad	
freturn	xae	
dreturn	xaf	
areturn	xb0	
return	xb1	
getstatic	xh2	y
putstatic	xb3	y
getfield	xb4	
putfield	xb5	y y
invokevirtual	xb6	y
invokespecial	хь7	y
invokestatic	8dx	ý
invokeinterface	xb9	<del></del>
xxunsedxxx	xba	y y
new	xbb	y
пемалгау	xbc	<u>у</u>
anewarray	xbd	
arraylength	xbe	<del>y</del>
a.cywigui	7 77.4	у

FIG.\_7C

Jul. 18, 2006

Sheet 9 of 9

athrow	xbf	у
checkcast	XCO	У
instanceof	xc1	У
monitorenter	xc2	У
monitorexit	жсЗ	У
wide	xc4	y
multianewarray	xc5	У
ifnull	xc6	у
ifnonnuli	xc7	У
goto_w	хс8	
jsr_w	xc9	
ldc_quick	xcb	у
ldc_w_quick	XCC	у
ldc2_w_quick	xcd	у
getfield_quick	xce	у
putfield_quick	xcf	У
getfield2_quick	xdD	y
putfield2_quick	xd1	У
getstatic_quick	xd2	у
putstatic_quick	xd3	У
gtestatic2_quick	xd4	у
putstatic2_quick	xd5	y
invokevirtual_quick	xd6	У
invokenonvirtual_quick	xd7	У
invokesuper_quick	xd8	У
invokestatic_quick	xd9	Y
invokeinterface_quick	xda	у
invokevirtualobject_quick	xdb	У
new_quick	xdc	У
anewarray_quick	xde	y
multinewarray_quick	xdf	У
checkcast_quick	xe0	У
instanceof_quick	xe1	У
invokevirtual_quick_w	xe2	У
getfield_quick_w	xe3	У
putfield_quick_w	xe4	У
breakpoint	xca	У
impdep1	xfe	У
impdep2	xff	

FIG.\_7D

### JAVA VIRTUAL MACHINE HARDWARE FOR RISC AND CISC PROCESSORS

This application is a continuation of application Ser. No. 09/208,741 Dec. 8, 1998.

### BACKGROUND OF THE INVENTION

Java<sup>TM</sup> is an object orientated programming language developed by Sun Microsystems. The Java<sup>TM</sup> language is 10 small, simple and portable across platforms and operating systems, both at the source and at the binary level. This makes the Java™ programming language very popular on the Internet.

JavaTM's platform independence and code compaction are 15 the most significant advantages of Java<sup>TM</sup> over conventional programming languages. In conventional programming languages, the source code of a program is sent to a compiler which translates the program into machine code or processor instructions. The processor instructions are native to the 20 system's processor. If the code is compiled on an Intel-based system, the resulting program will only run on other Intelbased systems. If it is desired to run the program on another system, the user must go back to the original source code, obtain a compiler for the new processor, and recompile the 25 program into the machine code specific to that other pro-

Java<sup>™</sup> operates differently. The Java<sup>™</sup> compiler takes a Java<sup>TM</sup> program and, instead of generating machine code for a particular processor, generates bytecodes. Bytecodes are 30 instructions that look like machine code, but aren't specific to any processor. To execute a Java<sup>TM</sup> program, a bytecode interpreter takes the Java<sup>TM</sup> bytecode converts them to equivalent native processor instructions and executes the Java™ program. The Java™ byte code interpreter is one 35 component of the JavaTM Virtual Machine.

Having the Java™ programs in bytecode form means that instead of being specific to any one system, the programs can run on any platform and any operating system as long a Java<sup>TM</sup> Virtual Machine is available. This allows a binary 40 bytecode file to be executable across platforms.

The disadvantage of using bytecodes is execution speed. System specific programs that run directly on the hardware from which they are compiled, run significantly faster that Java<sup>TM</sup> bytecodes, which must be processed by the Java<sup>TM</sup> 45 Virtual Machine. The processor must both convert the Java<sup>TM</sup> bytecodes into native instructions in the Java<sup>TM</sup> Virtual Machine and execute the native instructions.

One way to speed up the JavaTM Virtual Machine is by techniques such as the "Just in Time" (JIT) interpreter, and 50 even faster interpreters known as "Hot Spot JITs" interpreters. The JIT versions all result in a JIT compile overhead to generate native processor instructions. These JIT interpreters also result in additional memory overhead.

The slow execution speed of Java™ and overhead of JIT 55 interpreters have made it difficult for consumer appliances requiring local-cost solutions with minimal memory usage and low energy consumption to run Java<sup>TM</sup> programs. The performance requirements for existing processors using the Virtual Machine in software. The processor performance requirements could be met by employing superscalar processor architectures or by increasing the processor clock frequency. In both cases, the power requirements are dramatically increased. The memory bloat that results from JIT 65 techniques, also goes against the consumer application requirements of low cost and low power.

It is desired to have an improved system for implementing Java<sup>TM</sup> programs that provides a low-cost solution for running Java<sup>TM</sup> programs for consumer appliances.

### SUMMARY OF THE INVENTION

The present invention generally relates to a JavaTM hardware accelerator which can be used to quickly translate Java<sup>TM</sup> bytecodes into native instructions for a central processing unit (CPU). The hardware accelerator speeds up the processing of the JavaTM bytecodes significantly because it removes the bottleneck which previously occurred when the JavaTM Virtual Machine is run in software on the CPU to translate Java™ bytecodes into native instructions.

In the present invention, at least part of the JavaTM Virtual Machine is implemented in hardware as the Java<sup>TM</sup> hardware accelerator. The Java<sup>TM</sup> hardware accelerator and the CPU can be put together on a single semiconductor chip to provide an embedded system appropriate for use with commercial appliances. Such an embedded system solution is less expensive than a powerful superscalar CPU and has a relatively low power consumption.

The hardware Java<sup>TM</sup> accelerator can convert the stackbased Java<sup>TM</sup> bytecodes into a register-based native instructions on a CPU. The hardware accelerators of the present invention are not limited for use with JavaTM language and can be used with any stack-based language that is to be converted to register-based native instructions. Also, the present invention can be used with any language that uses instructions, such as bytecodes, which run on a virtual machine.

### BRIEF DESCRIPTION OF THE DRAWINGS

The present invention may be further understood from the following description in conjunction with the drawings.

FIG. 1 is a diagram of the system of the present invention including the hardware JavaTM accelerator.

FIG. 2 is a diagram illustrating the use of the hardware Java<sup>TM</sup> accelerator of the present invention.

FIG. 3 is a diagram illustrating some the details of a Java<sup>TM</sup> hardware accelerator of one embodiment of the present invention.

FIG. 4 is a diagram illustrating the details of one embodiment of a Java<sup>TM</sup> accelerator instruction translation in the system of the present invention.

FIG. 5 is a diagram illustration the instruction translation operation of one embodiment of the present invention.

FIG. 6 is a diagram illustrating the instruction translation system of one embodiment of the present invention using instruction level parallelism.

FIGS. 7A-7D are the tables showing the possible lists of bytecodes which can cause exceptions in a preferred embodiment.

### DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENTS

FIG. 1 is a diagram of the system 20 showing the use of fastest JITs more than double to support running the Java<sup>TM</sup> 60 a hardware Java<sup>TM</sup> accelerator 22 in conjunction with a central processing unit 26. The Java™ hardware accelerator 22 allows part of the Java<sup>TM</sup> Virtual Machine to be implemented in hardware. This hardware implementation speeds up the processing of the Java<sup>TM</sup> byte codes. In particular, in a preferred embodiment, the translation of the Java<sup>TM</sup> bytecodes into native processor instructions is at least partially done in the hardware Java<sup>TM</sup> accelerator 22. This translation

7

has been part of a bottleneck in the Java<sup>TM</sup> Virtual Machine when implemented in software. In FIG. 1, instructions from the instruction cache 24 or other memory is supplied to the hardware Java<sup>TM</sup> accelerator 22. If these instruction are Java<sup>TM</sup> bytecode, the hardware Java<sup>TM</sup> accelerator 22 can 5 convert these bytecodes into native processor instruction which are supplied through the multiplexer 28 to the CPU. If a non-Java<sup>TM</sup> code is used, the hardware accelerator can be by-passed using the multiplexer 26.

The Java<sup>TM</sup> hardware accelerator can do, some or all of 10 the following tasks:

- Java™ bytecode decode;
- 2. identifying and encoding instruction level parallelism (ILP), wherever possible;
  - 3. translating bytecodes to native instructions;
- 4. managing the Java<sup>TM</sup> stack on a register file associated with the CPU or as a separate stack;
- 5. generating exceptions on instructions on predetermined Java<sup>TM</sup> byte codes;
- switching to native CPU operation when native CPU <sup>20</sup> code is provided;
  - 7. performing bounds checking on array instructions; and
- 8. managing the variables on the register file associated with the CPU.

In a preferred embodiment, the Java<sup>TM</sup> Virtual Machine functions of bytecode interpreter, Java<sup>TM</sup> register, and Java<sup>TM</sup> stack are implemented in the hardware Java<sup>TM</sup> accelerator. The garbage collection heap and constant pool area can be maintained in normal memory and accessed through normal memory referencing.

The major advantages of the Java<sup>TM</sup> hardware accelerator is to increase the speed in which the Java<sup>TM</sup> Virtual Machine operates, and allow existing native language legacy applications, software base, and development tools to be used. A dedicated microprocessor in which the Java<sup>TM</sup> bytecodes were the native instructions would not have accesss to those legacy applications.

Although the Java<sup>TM</sup> hardware accelerator is shown in FIG. 1 as separate from the central processing unit, the Java<sup>TM</sup> hardware accelerator can be incorporated into a central processing unit. In that case, the central processing unit has a Java<sup>TM</sup> hardware accelerator subunit to translate Java<sup>TM</sup> bytecode into the native instructions operated on by the main portion of the CPU.

FIG. 2 is a state machine diagram that shows the operation of one embodiment of the present invention. Block 32 is the power-on state. During power-on, the multiplexer 28 is set to bypass the Java<sup>TM</sup> hardware accelerator. In block 34, the native instruction boot-up sequence is run. Block 36 shows the system in the native mode executing native instructions and by-passing the Java<sup>TM</sup> hardware accelerator.

In block **38**, the system switches to the Java<sup>TM</sup> hardware accelerator mode. In the Java<sup>TM</sup> hardware accelerator mode, Java<sup>TM</sup> bytecode is transferred to the Java<sup>TM</sup> hardware 55 accelerator **22**, converted into native instructions then sent to the CPU for operation.

The Java<sup>TM</sup> accelerator mode can produce exceptions at certain Java<sup>TM</sup> bytecodes. These bytecodes are not processed by the hardware accelerator **22** but are processed in the CPU **26**. As shown in block **40**, the system operates in the native mode but the Java<sup>TM</sup> Virtual Machine is implemented in the CPU which does the bytecode translation and handles the exception created in the Java<sup>TM</sup> accelerator mode.

The longer and more complicated bytecodes that are 65 difficult to handle in hardware can be selected to produce the exceptions.

4

FIGS. 7A--7D are the tables showing the possible lists of bytecodes which can cause exceptions in a preferred embodiment.

FIG. 3 is a diagram illustrating details of one embodiment of the Java<sup>TM</sup> hardware accelerator of the present invention. The Java<sup>TM</sup> hardware accelerator includes Java<sup>TM</sup> accelerator instruction translation hardware 42. The instruction translation Unit 42 is used to convert Java™ bytecodes to native instructions. One embodiment of the JavaTM accelerator instruction translation hardware 42 is described in more detail below with respect to FIG. 4. This instruction translation hardware 42 uses data stored in hardware JavaTM registers 44. The hardware Java<sup>TM</sup> Registers store the Java<sup>TM</sup> Registers defined in the Java<sup>TM</sup> Virtual Machine. The Java<sup>TM</sup> Registers contain the state of the Java<sup>TM</sup> Virtual Machine. affect its operation, and are updated after each bytecode is executed. The Java<sup>TM</sup> registers in the Java<sup>TM</sup> virtual machine include the PC, the program counter indicating what bytecode is being executed; Optop, a pointer to the top of the operand stack; Frame, a pointer to the execution environment of the current method; and Vars, a pointer to the first local variable available of the currently executing method. The virtual machine defines these registers to be a single 32-bit word wide. The Java<sup>TM</sup> registers are also stored in the Java<sup>TM</sup> stack which can be implemented as the hardware Java<sup>TM</sup> stack 50 or the Java<sup>TM</sup> stack can be stored into the CPU associated register file.

In a preferred embodiment, the hardware Java<sup>™</sup> registers 44 can include additional registers for the use of the instruction translation hardware 42. These registers can include a register indicating a switch to native instructions and a register indicating the version number of the system.

The Java<sup>TM</sup> PC can be used to obtain bytecode instructions from the instruction cache 24. In one embodiment the Java<sup>TM</sup> PC is multiplexed with the normal program counter 54 of the central processing unit 26 in multiplexer 52. The normal PC 54 is not used during the operation of the Java<sup>TM</sup> hardware bytecode translation. In another embodiment, the normal program counter 54 is used as the Java<sup>TM</sup> program counter.

The Java<sup>™</sup> registers are a part of the Java<sup>™</sup> Virtual Machine and should not be confused with the general registers 46 or 48 which are operated upon by the central processing unit 26. In one embodiment, the system uses the traditional CPU register file 46 as well as a Java<sup>™</sup> CPU register file 48. When native code is being operated upon the multiplexer 56 connects the conventional register file 46 to the execution logic 26c of the CPU 26. When the Java<sup>™</sup> hardware accelerator is active, the Java<sup>™</sup> CPU register file 48 substitutes for the conventional CPU register file 46. In another embodiment, the conventional CPU register file 46 is used.

As described below with respect to FIGS. 3 and 4, the Java™ CPU register file 48, or in an alternate embodiment the conventional CPU register file 46, can be used to store portions of the operand stack and some of the variables. In this way, the native register-based instructions from the Java™ accelerator instruction translator 42 can operate upon the operand stack and variable values stored in the Java™ CPU register file 48, or the values stored in the conventional CPU register file 46. Data can be written in and out of the Java™ CPU register file 48 from the data cache or other memory 58 through the overflow/underflow line 60 connected to the memory arbiter 62. The overflow/underflow transfer of data to and from the memory to can done concurrently with the CPU operation. Alternately, the overflow/underflow transfer can be done explicitly while the

4

CPU is not operating. The overflow/underflow bus **60** can be implemented as a tri-state bus or as two separate buses to read data in and write data out of the register file when the Java<sup>TM</sup> stack overflows or underflows.

The register files for the CPU could alternately be implemented as a single register file with native instructions used to manipulate the loading of operand stack and variable values to and from memory. Alternately, multiple Java<sup>TM</sup> CPU register files could be used: one register file for variable values, another register file for the operand stack values, and another register file for the Java<sup>TM</sup> frame stack holding the method environment information.

The Java<sup>TM</sup> accelerator controller (co-processing unit) **64** can be used to control the hardware Java<sup>TM</sup> accelerator, read in and out from the hardware Java<sup>TM</sup> registers **44** and Java<sup>TM</sup> stack **50**, and flush the Java<sup>TM</sup> accelerator instruction translation pipeline upon a "branch taken" signal from the CPU execute logic **26***c*.

The CPU **26** is divided into pipeline stages including the <sup>20</sup> instruction fetch **26**a, instruction decode **26**b, execute logic **26**c, memory access logic **26**d, and writeback logic **26**e. The execute logic **26**c executes the native instructions and thus can determine whether a branch instruction is taken and issue the "branch taken" signal.

FIG. 4 illustrates an embodiment of a Java™ accelerator instruction translator which can be used with the present invention. The instruction buffer 70 stores the bytecode instructions from the instruction cache. The bytecodes are sent to a parallel decode unit 72 which decodes multiple bytecodes at the same time. Multiple bytecodes are processed concurrently in order to allow for instruction level parallelism. That is, multiple bytecodes may be converted into a lesser number of native instructions.

The decoded bytecodes are sent to a state machine unit 74 and Arithmetic Logic Unit (ALU) 76. The ALU 76 is provided to rearrange the bytecode instructions to make them easier to be operated on by the state machine 74. The state machine 74 converts the bytecodes into native instructions using the look-up table 78. Thus, the state machine 74 provides an address which indicates the location of the desired native instruction in the look-up table 78. Counters are maintained to keep a count of how many entries have been placed on the operand stack, as well as to keep track of the top of the operand stack. In a preferred embodiment, the output of the look-up table 78 is augmented with indications of the registers to be operated on at line 80. The register indications are from the counters and interpreted from bytecodes. Alternately, these register indications can be sent directly to the Java™ CPU register file 48 shown in FIG. 3.

The state machine 74 has access to the Java™ registers in 44 as well as an indication of the arrangement of the stack and variables in the Java™ CPU register file 48 or in the conventional CPU register file 46. The buffer 82 supplies the 55 translated native instructions to the CPU.

The operation of the Java<sup>™</sup> hardware accelerator of one embodiment of the present invention is illustrated in FIGS. **5** and **6**. FIG. **5**, section I shows the instruction translation of the Java<sup>™</sup> bytecode. The Java<sup>™</sup> bytecode corresponding 60 to the mnemonic iadd is interpreted by the Java<sup>™</sup> virtual machine as an integer operation taking the top two values of the operand stack, adding them together and pushing the result on top of the operand stack. The Java<sup>™</sup> translating machine translates the Java<sup>™</sup> bytecode into a native instruction such as the instruction ADD R1, R2. This is an instruction native to the CPU indicating the adding of value

in register R1 to the value in register R2 and the storing of this result in register R2. R1 and R2 are the top two entries in the operand stack.

As shown in FIG. 5, section II, the Java<sup>TM</sup> register includes a PC value of "Value A" that is incremented to "Value A+1". The Optop value changes from "Value B" to "Value B-1" to indicate that the top of the operand stack is at a new location. The Vars value which points to the top of the variable list is not modified. In FIG. 5, section III, the contents of a Java<sup>TM</sup> CPU register file, such as the Java<sup>TM</sup> CPU register file 48 in FIG. 3, is shown. The Java™ CPU register file starts off with registers R0-R5 containing operand stack values and registers R6-R7 containing variable values. Before the operation of the native instruction, register R1 contains the top value of the operand stack. Register R6 contains the first variable. After the execution of the native instruction, register R2 now contains the top value of the operand stack. Register R1 no longer contains a valid operand stack value and is available to be overwritten by a operand stack value from the memory sent across the overflow/underflow line 60 or from the bytecode stream.

FIG. 5, section IV shows the memory locations of the operand stack and variables which can be stored in the data cache 58 or in main memory. For convenience, the memory is illustrated without illustrating any virtual memory scheme. Before the native instruction executes, the address of the top of the operand stack, Optop, is "Value B". After the native instruction executes, the address of the top of the operand stack is "Value B-1" containing the result of the native instruction. Note that the operand stack value "4427" can be written into register R1 across the overflow/underflow line 60. Upon a switch back to the native mode, the data in the Java<sup>TM</sup> CPU register file 48 should be written to the data memory.

Consistency must be maintained between the Hardware Java<sup>TM</sup> Registers **44**, the Java<sup>TM</sup> CPU register file **48** and the data memory. The CPU **26** and Java<sup>TM</sup> Accelerator Instruction Translation Unit **42** are pipelined and any changes to the hardware Java<sup>TM</sup> registers **44** and changes to the control information for the Java<sup>TM</sup> CPU register file **48** must be able to be undone upon a "branch taken" signal. The system preferably uses buffers (not shown) to ensure this consistency. Additionally, the Java<sup>TM</sup> instruction translation must be done so as to avoid pipeline hazards in the instruction translation unit and CPU.

FIG. 6 is a diagram illustrating the operation of instruction level parallelism with the present invention. In FIG. 6 the Java<sup>TM</sup> bytecodes iload\_n and iadd are converted by the Java<sup>TM</sup> bytecode translator to the single native instruction ADD R6, R1. In the Java<sup>TM</sup> Virtual Machine, iload\_n pushes the top local variable indicated by the by the Java<sup>TM</sup> register VAR onto the operand stack.

In the present invention the Java<sup>TM</sup> hardware translator can combine the iload\_n and iadd bytecode into a single native instruction. As shown in FIG. 6, section II, the Java<sup>TM</sup> Register, PC, is updated from "Value A" to "Value A+2". The Optop value remains "value B". The value Var remains at "value C".

As shown in FIG. 6, section III, after the native instruction ADD R6, R1 executes the value of the first local variable stored in register R6, "1221", is added to the value of the top of the operand stack contained in register R1 and the result stored in register R1. In FIG. 6, section IV, the Optop value does not change but the value in the top of the register contains the result of the ADD instruction, 1371.

The Java<sup>TM</sup> hardware accelerator of the present invention is particularly well suited to a embedded solution in which

the hardware accelerator is positioned on the same chip as the existing CPU design. This allows the prior existing software base and development tools for legacy applications to be used. In addition, the architecture of the present embodiment is scalable to fit a variety of applications ranging from smart cards to desktop solutions. This scalability is implemented in the Java<sup>TM</sup> accelerator instruction translation unit of FIG. 4. For example, the lookup table 78 and state machine 74 can be modified for a variety of different CPU architectures. These CPU architectures 10 include reduced instruction set computer (RISC) architectures as well as complex instruction set computer (CISC) architectures. The present invention can also be used with superscalar CPUs or very long instruction word (VLIW) computers.

While the present invention has been described with reference to the above embodiments, this description of the preferred embodiments and methods is not meant to be construed in a limiting sense. For example, the term Java™ in the specification or claims should be construed to cover 20 successor programming languages or other programming languages using basic Java™ concepts (the use of generic instructions, such as bytecodes, to indicate the operation of a virtual machine). It should also be understood that all aspects of the present invention are not to be limited to the 25 specific descriptions, or to configurations set forth herein. Some modifications in form and detail the various embodiments of the disclosed invention, as well as other variations in the present invention, will be apparent to a person skilled in the art upon reference to the present disclosure. It is 30 therefore contemplated that the following claims will cover any such modifications or variations of the described embodiment as falling within the true spirit and scope of the present invention.

### We claim:

- 1. A method for processing instructions in a central processing unit (CPU) capable of executing instructions of a plurality of instruction sets, including a stack-based and a register-based instruction set, the method, comprising:
  - maintaining data for register-based instructions from the register-based instruction set and an operand stack for operands associated with stack-based instructions from the stack-based instruction set in a first register file, wherein at least some of the operands are moved 45 between the register file and memory via at least one of an overflow and underflow mechanism;
  - maintaining an indication of a depth of the operand stack:
  - processing the register-based instructions including generating a first output, and processing the first output in an execution unit using the data from the first register file: and
  - processing the stack-based instructions including generating a second output, and processing the second output 55 in the execution unit using the operands from the first register file; and generating exceptions in respect of selected stack-based instructions.
- 2. The method of claim 1, further comprising storing variables associated with the stack-based instructions in a 60 second register file.
- 3. The method of claim 2, further comprising storing virtual machine registers in a third register file.
- 4. The method of claim 3, wherein the first, second, and third register files are the same register file.
- 5. The method of claim 4, wherein the operand stack is maintained in a first portion of the register file, and variables

associated with the stack-based instructions are maintained in a second portion of the register file.

- 6. The method of claim 1, wherein the overflow mechanism generates an overflow indication for the stack-based operands.
- 7. The method of claim 1, wherein the underflow mechanism generates an underflow indication for the stack-based operands.
- 8. The method of claim 1, further comprising generating a branch taken indication in respect of a selected stack-based branch instruction.
- 9. The method of claim 8, further comprising flushing at least part of a pipeline associated with the processing of the selected stack-based instructions if the branch taken indication is generated.
- 10. The method of claim 8, wherein the selected stackbased branch instruction is selected from the group consisting of ifeq, ifne, ifit, ifge, ifgt, ifle, if\_icmpeq, if\_icmpne, if\_icmplt, if\_acmpge, if\_cmpgt, if\_icmple, if\_acmpeq, if\_acmpne, ifnull, ifnonull, lcmp, fcmpl, fcmpg, dcmpl, and
- 11. The method of claim 1, wherein a memory arbiter is used to facilitate at least one of a loading and a storing of operands between the register file and the memory via the at least one of the overflow and underflow mechanism.
- 12. The method of claim 1, wherein at least one of the operands is moved between the register file and the memory as a result of executing at least one of a store and load operation due to at least one of the overflow and underflow
- 13. The method of claim 11 or claim 12, wherein the memory is a data cache.
- 14. The method of claim 12, wherein executing the load or the store operation is due to executing a load or a store instruction associated with the register-based instruction set.
- 15. The method of claim 1, further comprising further processing the selected stack-based instructions for which exceptions were generated using the register-based instruction set.
- 16. The method of claim 15, wherein the further processing occurs within a virtual machine.
- 17. The method of claim 15 or claim 16, further comprising reverting to processing the stack-based instructions after the further processing.
- 18. The method of claim 1, wherein instructions of the stack-based instruction set include virtual machine byte-
- 19. The method of claim 1, wherein a common program counter register is used for the plurality of instruction sets.
- 20. The method of claim 1, wherein a program counter for each of the plurality of instruction sets is in at least one or more program counter registers.
- 21. The method of claim 19 or claim 20, wherein the program counter register is part of a register file for the CPU.
- 22. The method of claim 1, wherein instructions for the plurality of instruction sets are stored in a shared instruction cache
- 23. The method of claim 1, wherein the CPU maintains an indication of which registers in the register file contain operands associated with the stack-based instructions.
- 24. The method of claim 23, wherein at least a top two operands of the operand stack in the register file are referenced when executing the stack-based instructions.
- 25. The method of claim 1, further comprising maintaining a counter that counts how many operands are placed in the operand stack.

- 26. The method of claim 1, further comprising keeping track of the top of the operand stack.
- 27. A method for processing instructions in a central processing unit (CPU), the method comprising:

decoding instructions of a stack-based instruction set; maintaining an operand stack for operands associated with the instructions of the stack-based instruction set in a register file including moving at least some oper-

ands between the register file and memory via at least one of an overflow and underflow mechanism; decoding instructions of a register-based instruction set;

maintaining data associated with the instructions of the register-based instruction set in the register file;

sending an output of the decoding of the instructions of the stack and register-based instruction sets, to an 15 execution unit; and

processing the output in the execution unit, including processing exceptions in respect of selected instructions of the stack-based instruction set in a virtual machine.

- 28. The method of claim 27, further comprising setting at least one bit to indicate which instruction set to use for the
- 29. The method of claim 28, wherein the processing of the exceptions is performed using the register-based instruction  $^{25}$
- 30. The method of claim 28, wherein the at least one bit is set in respect of those instructions of the stack-based instruction set for which an exception is generated.
- 31. The method of claim 30, further comprising maintaining a program counter for the stack-based instruction set and a program counter for the register-based instruction set in the same register.
- 32. The method of claim 30, wherein a program counter for instructions of the stack-based and register-based 35 instruction sets are in at least one or more registers.
- 33. The method of claim 27, wherein the output of decoding-instructions of the stack-based instruction set is sent to the execution unit via the second decode unit.
- 34. The method of claim 27, wherein a memory arbiter is used to facilitate the loading and storing of operands between the register file and memory via the at least one of an overflow and underflow mechanism.
- 35. The method of claim 34, wherein the memory includes  $_{45}$
- 36. The method of claims 27, further comprising, prior to processing the output in the execution unit, processing the instructions of the stack-based instruction set in a hardware accelerator.
- 37. The method of claims 36, wherein processing the instructions of stack-based instruction set in the hardware accelerator comprising generating the exceptions, each in respect of a selected instruction of the stack-based instruction set.
  - **38.** A method, comprising:
  - switching a processing system to an accelerator mode, wherein stack-based instructions are executed directly in hardware:
  - generating an exception in respect of a selected stack- 60 based instruction while in the accelerator mode:
  - switching the processing system to a first native mode in which the exception is handled within a virtual machine by executing a register-based instruction; and
  - switching the processing system to a second native mode 65 upon a further exception generated while in the first native mode, wherein in the second native mode the

10

virtual machine is non-operative and handling of the further exception is by executing a register-based instruction.

- 39. The method of claim 38, wherein the stack-based instructions include virtual machine bytecodes.
- 40. In a processing system, comprising a central processing unit (CPU) having an execution unit and a register file. and being capable of processing instructions of a plurality of instruction sets including a register-based instruction set and a stack-based instruction set, wherein an operand stack for operands associated with the stack-based instruction set is maintained in the register file, and the operands are moved between the register file and memory due to at least one of an overflow and underflow mechanism, and wherein the processing system further comprises a first state in which the CPU processes instructions using the register-based instruction set without a virtual machine, a second state in which the CPU processes using the non-stack-based instruction set within a virtual machine, and a third state in which the CPU processes instructions using the stack-based instruction set within the virtual machine, a method of operating the CPU comprising:

switching the processing system to the first state due to at least one of a reset command and a power-on condition; switching the CPU to the second state;

processing instructions in the second state; and

upon encountering an exception while processing the instructions in the second state, switching the CPU to the first state.

- 41. The method of claim 40, further comprising switching the CPU from the second state to the third state.
- 42. The method of claim 41, further comprising, upon receiving a reset command, switching the CPU from the third state to the first state.
- 43. The method of claim 41, further comprising, upon encountering an exception while processing instructions in the third state, switching the CPU from the third state to the second state.
- 44. The method of claim 41, wherein the switching to the third state is while in a virtual machine to execute the stack-based instruction set.
- 45. The method of claim 40, further comprising setting at least one bit to indicate to the CPU which instruction set to
- 46. The method of claim 27, claim 38, or claim 40, wherein the stack-based instructions include virtual machine
- 47. The method of claim 1, claim 27, claim 38, or claim 40, wherein the stack-based instruction generating an exception is selected\_from the group consisting of tableswitch, lookupswitch, getstatic, putstatic, getfield, putfield, invokevirtual, invokespecial, invokestatic, invokeinterface, new, newarray, arraylength, athrow, checkeast, instanceof, monitorenter, monitorexit, breakpoint, anewarray, imdep1, and imdep2.
- 48. A central processing unit (CPU), capable of executing a plurality of instruction sets comprising:
  - an execution unit and associated register file, the execution unit to execute instructions of a plurality of instruction sets, including a stack-based and a register-based instruction set;
  - a mechanism to maintain at least some data for the plurality of instruction sets in the register file including maintaining an operand stack for the stack-based instructions in the register file and an indication of a depth of the operand stack;

11

- a stack control mechanism that includes at least one of an overflow and underflow mechanism, wherein at least some of the operands are moved between the register file and memory; and
- a mechanism to generate an exception in respect of 5 selected stack-based instructions.
- 49. The central processing unit of claim 48, wherein the register file is a first register file, the central processing unit further comprising a second register file to store variables associated with the stack-based instructions.
- 50. The central processing unit of claim 49, further comprising a third register file to store virtual machine registers.
- **51**. The central processing unit of claim **50**, wherein the first, the second, and the third register files are the same <sup>15</sup> register file.
- **52.** The central processing unit of claim **51**, wherein the operand stack is maintained in a first portion of the register file, and variables associated with the stack-based instructions are maintained in a second portion of the register file.
- 53. The central processing unit of claim 48, wherein the overflow mechanism generates an overflow indication for the operand stack.
- **54.** The central processing unit of claim **53**, wherein the underflow mechanism generates an underflow indication for the operand stack.
- 55. The central processing unit of claim 48, further comprising a mechanism to generate a branch taken indication in respect of a selected stack-based instruction.
- **56.** The central processing unit of claim **55.** further comprising a mechanism to flush at least part of a pipeline associated with the processing of the selected stack-based instruction, if the branch taken instruction is generated.
- 57. The central processing unit of claim 48, further comprising a memory arbiter to facilitate at least one of a loading and a storing of operands between the register file and the memory and via the stack control mechanism.
- 58. The central processing unit of claim 48, wherein the operands are moved between the register file and the memory as a result of executing at least one of a load and a store operation due to at least one of the overflow and underflow indication.
- **59**. The central processing unit of claim **58**, wherein executing at least one of the load and store operation is due to executing a load or a store instruction associated with the register-based instruction set.
- 60. The central processing unit of claim 48, wherein the memory is a data cache.
- 61. The central processing unit of claim 55, wherein the selected stack-based instruction is selected from the group consisting of ifeq, ifne, iflt, ifge, ifgt, ifle, if\_icmpeq, if\_icmpne, if\_icmplt, if\_acmpge, if\_cmpgt, if\_icmple, if\_acmpeq, if\_acmpne, ifnull, ifnonull, lemp, fcmpl, fcmpg, dcmpl, and dcmpg.
- **62**. The central processing unit of claim **48**, further comprising further processing the selected stack-based instructions for which exceptions were generated using the register-based instruction set.
- **63**. The central processing unit of claim **62**, wherein the further processing occurs within a virtual machine.
- **64.** The central processing unit of claim **63**, wherein the execution unit reverts to processing the stack-based instructions, after the further processing.
- **65**. The central processing unit of claim **48**, wherein 65 instructions of the stack-based instruction set includes virtual machine bytecodes.

12

- 66. The central processing unit of claim 48, further comprising a common program counter register for the plurality of instruction sets.
- 67. The central processing unit of claim 48, further comprising at least one program counter register to implement a program counter for each of the plurality of instruction sets.
- **68**. The central processing unit of claims **66** or claim **67**, wherein at least some of the program counter is implemented within the register file.
- **69**. The central processing unit of claim **48**, wherein instructions for the plurality of instruction sets are stored in a shared instruction cache.
- 70. The central processing unit of claim 48, further comprising a mechanism that maintains an indication of which registers in the register file contain operands associated with the stack-based instructions.
- 71. The central processing unit of claim 70, wherein at least a top two operands of the operand stack in the register file are referenced when executing the stack-based instructions.
- 72. The central processing unit of claim 48, further comprising for the instructions of the stack-based instruction set, processing said instructions in a hardware accelerator to process instructions of the stack-back instruction set prior to the processing of said instructions in the execution unit.
- 73. The central processing unit of claim 72, wherein the hardware accelerator generates the exceptions.
- 74. A central processing unit (CPU) comprising:
- a decoding mechanism to decode instructions of a plurality of instruction sets including a -stack-based instruction set and a register-based instruction set;
- a register file, wherein an operand stack to store operands associated with instructions of the stack-based instruction set is maintained; and wherein data associated with instructions of the register-based instruction set is maintained;
- at least one of an overflow and underflow mechanism to cause the operands to—be moved between the register file and memory; and
- an execution unit that processes the output of the decoding of the instructions of the stack-based instruction set, and the decoding of the instructions of the register-based instruction set, including processing exceptions in respect of selected instructions of the stack-based instruction set within a virtual machine.
- 75. The central processing unit of claim 74, further comprising a mechanism to set at least one bit to indicate which instruction set is to be used for the processing.
- 76. The central processing unit of claim 75, wherein the at least one bit is set in respect of those instructions of the stack-based instruction set for which an exception is generated.
- 77. The central processing unit of claim 75, further comprising a register within which a program counter for the stack-based instruction set and a program counter for the register-based instruction set is maintained.
- 78. The central processing unit of claim 74, wherein an indication of the depth of the operand stack for the stack-based\_instruction set is maintained.
- 79. The central processing unit of claim 48 or claim 78, further comprising a counter to count how many operands are in the operand stack.
- **80**. The central processing unit of claim **48** or claim **78**, further comprising a mechanism to keep track of the top of the operand stack.

13

- 81. The central processing unit of claim 74, wherein the decode unit comprises a first subunit and a second subunit, and wherein the first subunit decodes instructions of the stack-based instruction set and sends an output of the decoding to the execution unit via the second subunit.
- 82. The central processing unit of claim 74, further comprising a memory arbiter that facilitates at least one of the loading or storing of operands between the register file and memory via at least one of an overflow and underflow mechanism.
- 83. The central processing unit of claim 82, wherein the memory includes a data cache.
- 84. The central processing unit of claim 74, further comprising for the instructions of the stack-based instruction set, processing said instructions in a hardware accelerator to 15 process instructions of the stack-back instruction set prior to the processing of said instructions in the execution unit.
- 85. The central processing unit of claim 84, wherein the hardware accelerator generates the exceptions.
  - 86. A processing system, comprising:
  - an accelerator mode in which a central processing unit (CPU) of the processing system processes stack-based instructions directly in hardware;
  - a first native mode in which the processing system processes instructions using a non-stack-based instruction 25 set within a virtual machine; and
  - a second native mode in which the processing system processes instructions using non-stack-based instructions, in which the virtual machine is non-operative, wherein
- the processing system is switched to the accelerator mode to process stack-based instructions while in the accelerator mode, the processing of the stack-based instructions including generating an exception in respect of a selected stack-based instruction while in the accelerator mode, and switching to the first native mode in which the selected stack-based instruction for which the exception was generated is further processed within the virtual machine using the non-stack-based instruction set, and wherein if an exception is generated while in the first native mode, the processing system switches to the second native mode.
- 87. A processing system, comprising:
- a central processing unit (CPU) which includes an execution unit and a associated register file, the execution 45 unit to process instructions of a plurality of instructions sets including a register-based instruction set and a stack-based instruction set;
- a mechanism to maintain an operand stack for the stackbased instruction set in the register file with at least one 50 of an underflow and overflow mechanism, wherein the processing system has a first state in which the CPU processes instructions using the register-based instruction set without a virtual machine, a second state in which the CPU processes instructions using the register-based instruction set within the virtual machine, and

14

- a third state in which the CPU processes instructions using the stack-based instruction set within the virtual machine, the processing system being configured to perform a method, comprising:
- switching to the first state due to a reset command while in the third state or after power-on;
- thereafter switching to the second state;
- processing instructions while in the second state; and switching to the third state.
- **88.** The processing system of claim **87**, wherein upon encountering an exception while in the third state, switching to the second state for further processing.
- 89. The processing system of claim 88, wherein upon encountering an exception while in the third state, the processing system switches to the second state for further processing of the exception.
- 90. The processing system of claim 88, wherein due to an exception while in the second state, the processing system switches from the second state to the first state.
- 91. The processing system of claim 88, wherein the processing system switches to the third state while in the virtual machine to execute the stack-based instruction set.
- **92.** The processing system of claim **88** or claim **91**, wherein an exception is generated for selected stack-based instructions.
- 93. The processing system of claim 91, wherein the stack-based instructions are virtual machine bytecodes.
- 94. The central processing unit of claim 74, claim 86, or claim 88, wherein the stack-based instruction generating an exception is selected from the group consisting of tableswitch, lookupswitch, getstatic, putstatic, getfield, putfield, invokevirtual, invokespecial, invokestatic, invokeinterface, new, newarray, arraylength, athrow, check-cast, instanceof, monitorenter, monitorexit, breakpoint, anewarray, imdep1, and imdep2.
- 95. The processing system of claim 87, wherein the processing is done using register-based instructions for the first and second states.
- 96. The processing system of claim 95, wherein the processing system switches to the third state while in the virtual machine.
- 97. The processing system of claim 87, wherein an error while in the third state switches the processing system to the second state.
- 98. The processing system unit of claim 87, further comprising for the instructions of the stack-based instruction set, processing said instructions in a hardware accelerator to process instructions of the stack-back instruction set prior to the processing of said instructions in the execution unit.
- 99. The processing system unit of claim 98, further comprising for the instructions of the stack-based instruction set, processing said instructions in a hard accelerator to process instructions of the stack-back instruction set prior to the processing of said instructions in the execution unit.

\* \* \* \* \*

# **EXHIBIT 2**

# (12) United States Patent Patel

(10) Patent No.: U

US 7,225,436 B1

(45) Date of Patent:

\*May 29, 2007

# (54) JAVA HARDWARE ACCELERATOR USING MICROCODE ENGINE

(75) Inventor: Mukesh K. Patel, Fremont, CA (US)

(73) Assignee: Nazomi Communications Inc., Santa

Clara, CA (US)

(\*) Notice: Subject to any disclaimer, the term of this

patent is extended or adjusted under 35

U.S.C. 154(b) by 315 days.

This patent is subject to a terminal dis-

claimer.

(21) Appl. No.: 09/687,777

(22) Filed: Oct. 13, 2000

### Related U.S. Application Data

(63) Continuation-in-part of application No. 09/208,741, filed on Dec. 8, 1998, now Pat. No. 6,332,215.

(60) Provisional application No. 60/239,298, filed on Oct. 10, 2000.

(51) Int. Cl. G06F 9/45 (2006.01) G06F 9/44 (2006.01) G06F 15/00

(52) **U.S. Cl.** ...... **717/139**; 717/118; 717/148; 717/41

(58) Field of Classification Search ........ 717/136–140, 717/118, 148, 131, 143, 116, 134–137, 139, 717/165, 190; 712/137, 202, 203, 210, 36, 712/229; 711/108, 1, 103

See application file for complete search history.

### (56) References Cited

### U.S. PATENT DOCUMENTS

3,889,243 A 6/1975 Drimak 4,236,204 A 11/1980 Groves 4,524,416 A 6/1985 Stanley et al.

(Continued)

### OTHER PUBLICATIONS

Title: Fast, Effective Code Generation in a Just-in-time Java Compiler, author: Reza et al, ACM, May 1998.\*

Title: A Software High Performane APL Interpreter, author: Saal et al, ACM, 1979.\*

"SGI Webl'orce 02 is a one-stop Web authoring platform," InfoWorld, Jan. 20, 1997.

Krall, et al., "CACAO—A 64-bit Java VM just-in-time compiler," Concurrency: Practice and Experience, vol. 9 (11), pp. 1017–1030, Nov. 1997.

"Sun says JAVA chips will vastly increased speed, reduce costs to run JAVA programs," *Interactive Daily* (Dec. 1996) downloaded from the Internet.

Andreas Krall, "Efficient JAVA VM Just-In-Time Compilation," IEEE 1998.

Debaere and Campenhout, "Interpretation and Instruction Path Copressing," ©1990 The MIT Press.

C. John Glossner and Stamatis Vassiliadis, *The Delft Java Engine: An Introduction*, Euro-Part '97, Parallel Processing, Third International Euro-Par Conference, pp. 766–770 (Aug. 1997).


### (Continued)

Primary Examiner—Anthony Nguyen-Ba (74) Attorney, Agent, or Firm—Hahn and Moodley LLP; Vani Moodley

### (57) ABSTRACT

A hardware Java<sup>TM</sup> accelerator is comprised of a decode stage and a microcode stage. Separating into the decode and microcode stage allows the decode stage to implement instruction level parallelism while the microcode stage allows the conversion of a single Java<sup>TM</sup> bytecode into multiple native instructions. A reissue buffer is provided which stores the converted instructions and reissues them when the system returns from an interrupt. In this manner, the hardware accelerator need not be flushed upon an interrupt A native PC monitor is also used. While the native PC is within a specific range, the hardware accelerator is enabled to convert the Java<sup>TM</sup> bytecodes into native instructions. When the native PC is outside the range, the hardware accelerator is disabled and the CPU operates on native instructions obtained from the memory.

### 22 Claims, 19 Drawing Sheets



# US 7,225,436 B1

Page 2

	r Documented	6.000.004
U.S. PATEN	T DOCUMENTS	5,983,334 A 11/1999 Coon et al.
4,587,612 A 5/1986	Fisk et al.	5,999,731 A * 12/1999 Yellin et al
	Ditzel	6,003,038 A 12/1999 Chen
4,631,663 A 12/1986	Chilinski et al.	6,009,499 A 12/1999 Koppala 6,014,723 A * 1/2000 Tremblay et al
4,763,255 A 8/1988	Hopkins et al.	6,021,469 A 2/2000 Tremblay et al/11/1
	Li et al.	6,026,485 A 2/2000 O'Connor et al.
	Nomura et al.	6,031,992 A 2/2000 Cmelik et al.
	Holloway et al.	6,038,643 A 3/2000 Tremblay et al.
	Hopkins et al.	6,052,526 A 4/2000 Chatt
	Muller	6,065,108 A 5/2000 Tremblay et al.
5,077,657 A 12/1991	Cooper et al.	6,067,577 A 5/2000 Beard
5,113,522 A 5/1992	Dinwiddie, Jr. et al.	6,071,317 A 6/2000 Nagel
5,136,696 A 8/1992	Beckwith et al.	6,075,940 A 6/2000 Gosling
	Driscoll et al.	6,076,141 A * 6/2000 Tremblay et al 711/108
	Haigh et al. Hastings	6,081,665 A 6/2000 Nilsen
	Daniel et al.	6,108,768 A 8/2000 Koppala et al.
	Yoshida	6,110,226 A 8/2000 Bothner
	Kohn	6,118,940 A 9/2000 Alexander, III et al.
	Shackelford et al.	6,125,439 A * 9/2000 Tremblay et al 712/202
	Benson	6,131,144 A 10/2000 Koppala
	Goettelmann et al.	6,131,191 A 10/2000 Cierniak et al.
	Bouchard et al.	6,139,199 A 10/2000 Rodriguez
	Hastings	6,141,794 A 10/2000 Dice et al. 6,158,048 A 12/2000 Lueh et al.
	Eickemeyer et al.	6,158,048 A 12/2000 Lueh et al. 6,167,488 A 12/2000 Koppala
5,430,862 A 7/1995	Smith et al.	6,209,077 B1 3/2001 Robertson et al.
	Richter et al.	6,233,678 B1 * 5/2001 Bala
	Mooney et al.	6,275,903 B1 8/2001 Koppala et al.
	Hastings	6,292,883 B1 9/2001 Augusteijn et al.
	Blomgren	6,317,872 B1 11/2001 Gee et al.
	Scantlin	6,321,323 B1 11/2001 Nugroho et al.
	Goettelmann et al.	6,330,659 B1 11/2001 Poff et al.
	Emma	6,349,377 B1 2/2002 Lindwer
	Coon et al.	6,374,286 B1 4/2002 Gee et al.
	Blomgren	6,477,702 B1 * 11/2002 Yellin et al 717/126
	Hammond et al. Gafter	6,532,531 B1 3/2003 O'Connor et al.
	Moore et al.	6,606,743 B1 * 8/2003 Raz et al 717/148
	Gosling	OTHER RIDITE ATIONS
5,692,170 A 11/1997		OTHER PUBLICATIONS
	Yellin et al.	M.W. El-Kharashi et al., Java Microprocessor: Computer
	Jaggar	Architecture Implications IEEE Pacific Rim Conference on
5,740,461 A 4/1998	Jaggar Gosling	Architecture Implications, IEEE Pacific Rim Conference on
5,740,461 A 4/1998 5,748,964 A 5/1998		Communications, Computers and Signal Processing, vol. 1,
5,740,461 A 4/1998 5,748,964 A 5/1998 5,752,035 A 5/1998	Gosling	Communications, Computers and Signal Processing, vol. 1, pp. 277–280 (Aug. 20–22, 1997).
5,740,461 A 4/1998 5,748,964 A 5/1998 5,752,035 A 5/1998 5,761,477 A 6/1998 5,764,908 A 6/1998	Gosling Trimberger Wahbe et al. Shoji et al.	Communications, Computers and Signal Processing, vol. 1, pp. 277–280 (Aug. 20–22, 1997).  R. Tomasulo, An Efficient Algorithm for Exploring Multiple
5,740,461 A 4/1998 5,748,964 A 5/1998 5,752,035 A 5/1998 5,761,477 A 6/1998 5,764,908 A 6/1998 5,768,593 A 6/1998	Gosling Trimberger Wahbe et al. Shoji et al. Walters et al.	Communications, Computers and Signal Processing, vol. 1, pp. 277–280 (Aug. 20–22, 1997).  R. Tomasulo, <i>An Efficient Algorithm for Exploring Multiple Arithmetic Units</i> , IBM Journal of Research and Develop-
5,740,461 A 4/1998 5,748,964 A 5/1998 5,752,035 A 5/1998 5,761,477 A 6/1998 5,764,908 A 6/1998 5,768,593 A 6/1998 5,774,868 A 6/1998	Gosling Trimberger Wahbe et al. Shoji et al. Walters et al. Cragun et al.	Communications, Computers and Signal Processing, vol. 1, pp. 277–280 (Aug. 20–22, 1997).  R. Tomasulo, <i>An Efficient Algorithm for Exploring Multiple Arithmetic Units</i> , IBM Journal of Research and Development, vol. 11, No. 1, pp. 25–33 (Jan. 1967).
5,740,461 A 4/1998 5,748,964 A 5/1998 5,752,035 A 5/1998 5,761,477 A 6/1998 5,764,908 A 6/1998 5,768,593 A 6/1998 5,774,868 A 6/1998 5,778,178 A 7/1998	Gosling Trimberger Wahbe et al. Shoji et al. Walters et al. Cragun et al. Arunachalam	Communications, Computers and Signal Processing, vol. 1, pp. 277–280 (Aug. 20–22, 1997).  R. Tomasulo, <i>An Efficient Algorithm for Exploring Multiple Arithmetic Units</i> , IBM Journal of Research and Development, vol. 11, No. 1, pp. 25–33 (Jan. 1967).  Andrews, et al., "Migrating a CISC computer family onto
5,740,461 A 4/1998 5,748,964 A 5/1998 5,752,035 A 5/1998 5,761,477 A 6/1998 5,764,908 A 6/1998 5,768,593 A 6/1998 5,778,178 A 7/1998 5,781,750 A 7/1998	Gosling Trimberger Wahbe et al. Shoji et al. Walters et al. Cragun et al. Arunachalam Blomgren et al.	Communications, Computers and Signal Processing, vol. 1, pp. 277–280 (Aug. 20–22, 1997).  R. Tomasulo, An Efficient Algorithm for Exploring Multiple Arithmetic Units, IBM Journal of Research and Development, vol. 11, No. 1, pp. 25–33 (Jan. 1967).  Andrews, et al., "Migrating a CISC computer family onto RISC via object code translation". Proceedings of the Fifth
5,740,461 A 4/1998 5,748,964 A 5/1998 5,752,035 A 5/1998 5,761,477 A 6/1998 5,764,908 A 6/1998 5,768,593 A 6/1998 5,774,868 A 6/1998 5,778,178 A 7/1998 5,781,750 A 7/1998 5,784,584 A 7/1998	Gosling Trimberger Wahbe et al. Shoji et al. Walters et al. Cragun et al. Arunachalam Blomgren et al. Moore et al.	Communications, Computers and Signal Processing, vol. 1, pp. 277–280 (Aug. 20–22, 1997).  R. Tomasulo, An Efficient Algorithm for Exploring Multiple Arithmetic Units, IBM Journal of Research and Development, vol. 11, No. 1, pp. 25–33 (Jan. 1967).  Andrews, et al., "Migrating a CISC computer family onto RISC via object code translation", Proceedings of the Fifth International Conference on Architectural Support for Pro-
5,740,461 A 4/1998 5,748,964 A 5/1998 5,752,035 A 5/1998 5,761,477 A 6/1998 5,764,908 A 6/1998 5,768,593 A 6/1998 5,774,868 A 6/1998 5,778,178 A 7/1998 5,781,750 A 7/1998 5,784,584 A 7/1998 5,794,068 A 8/1998	Gosling Trimberger Wahbe et al. Shoji et al. Walters et al. Cragun et al. Arunachalam Blomgren et al. Moore et al. Asghar et al.	Communications, Computers and Signal Processing, vol. 1, pp. 277–280 (Aug. 20–22, 1997).  R. Tomasulo, An Efficient Algorithm for Exploring Multiple Arithmetic Units, IBM Journal of Research and Development, vol. 11, No. 1, pp. 25–33 (Jan. 1967).  Andrews, et al., "Migrating a CISC computer family onto RISC via object code translation", Proceedings of the Fifth International Conference on Architectural Support for Programming Languages and Operating Systems, 1992, (1992).
5,740,461 A 4/1998 5,748,964 A 5/1998 5,752,035 A 5/1998 5,761,477 A 6/1998 5,764,908 A 6/1998 5,768,593 A 6/1998 5,774,868 A 6/1998 5,778,178 A 7/1998 5,781,750 A 7/1998 5,784,584 A 7/1998 5,794,068 A 8/1998 5,805,895 A 9/1998	Gosling Trimberger Wahbe et al. Shoji et al. Walters et al. Cragun et al. Arunachalam Blomgren et al. Moore et al. Asghar et al. Breternitz, Jr. et al.	Communications, Computers and Signal Processing, vol. 1, pp. 277–280 (Aug. 20–22, 1997).  R. Tomasulo, An Efficient Algorithm for Exploring Multiple Arithmetic Units, IBM Journal of Research and Development, vol. 11, No. 1, pp. 25–33 (Jan. 1967).  Andrews, et al., "Migrating a CISC computer family onto RISC via object code translation", Proceedings of the Fifth International Conference on Architectural Support for Programming Languages and Operating Systems, 1992, (1992).  Berekovic, et al., "Hardware Realization of a Java Virtual
5,740,461 A 4/1998 5,748,964 A 5/1998 5,752,035 A 5/1998 5,761,477 A 6/1998 5,764,908 A 6/1998 5,768,593 A 6/1998 5,774,868 A 6/1998 5,778,178 A 7/1998 5,781,750 A 7/1998 5,784,584 A 7/1998 5,784,584 A 8/1998 5,805,895 A 9/1998 5,805,895 A 9/1998	Gosling Trimberger Wahbe et al. Shoji et al. Walters et al. Cragun et al. Arunachalam Blomgren et al. Moore et al. Asghar et al. Breternitz, Jr. et al. Moore et al.	Communications, Computers and Signal Processing, vol. 1, pp. 277–280 (Aug. 20–22, 1997).  R. Tomasulo, An Efficient Algorithm for Exploring Multiple Arithmetic Units, IBM Journal of Research and Development, vol. 11, No. 1, pp. 25–33 (Jan. 1967).  Andrews, et al., "Migrating a CISC computer family onto RISC via object code translation", Proceedings of the Fifth International Conference on Architectural Support for Programming Languages and Operating Systems, 1992, (1992).  Berekovic, et al., "Hardware Realization of a Java Virtual Machine for High Performance Multimedia Applications",
5,740,461 A 4/1998 5,748,964 A 5/1998 5,752,035 A 5/1998 5,761,477 A 6/1998 5,764,908 A 6/1998 5,768,593 A 6/1998 5,774,868 A 6/1998 5,778,178 A 7/1998 5,781,750 A 7/1998 5,784,584 A 7/1998 5,794,068 A 8/1998 5,805,895 A 9/1998 5,805,895 A 9/1998 5,809,336 A 9/1998 5,838,165 A 11/1998	Gosling Trimberger Wahbe et al. Shoji et al. Walters et al. Cragun et al. Arunachalam Blomgren et al. Moore et al. Asghar et al. Breternitz, Jr. et al. Moore et al. Chatter	Communications, Computers and Signal Processing, vol. 1, pp. 277–280 (Aug. 20–22, 1997).  R. Tomasulo, An Efficient Algorithm for Exploring Multiple Arithmetic Units, IBM Journal of Research and Development, vol. 11, No. 1, pp. 25–33 (Jan. 1967).  Andrews, et al., "Migrating a CISC computer family onto RISC via object code translation", Proceedings of the Fifth International Conference on Architectural Support for Programming Languages and Operating Systems, 1992, (1992). Berekovic, et al., "Hardware Realization of a Java Virtual Machine for High Performance Multimedia Applications", IEEE Workshop on Signal Processing Systems 1997, (Jan. 1,
5,740,461 A 4/1998 5,748,964 A 5/1998 5,752,035 A 5/1998 5,761,477 A 6/1998 5,764,908 A 6/1998 5,764,908 A 6/1998 5,774,868 A 6/1998 5,778,178 A 7/1998 5,781,750 A 7/1998 5,784,584 A 7/1998 5,794,068 A 8/1998 5,805,895 A 9/1998 5,805,895 A 9/1998 5,809,336 A 11/1998 5,838,165 A 11/1998 5,838,948 A 11/1998	Gosling Trimberger Wahbe et al. Shoji et al. Walters et al. Cragun et al. Arunachalam Blomgren et al. Moore et al. Asghar et al. Breternitz, Jr. et al. Moore et al. Chatter	Communications, Computers and Signal Processing, vol. 1, pp. 277–280 (Aug. 20–22, 1997).  R. Tomasulo, An Efficient Algorithm for Exploring Multiple Arithmetic Units, IBM Journal of Research and Development, vol. 11, No. 1, pp. 25–33 (Jan. 1967).  Andrews, et al., "Migrating a CISC computer family onto RISC via object code translation", Proceedings of the Fifth International Conference on Architectural Support for Programming Languages and Operating Systems, 1992, (1992). Berekovic, et al., "Hardware Realization of a Java Virtual Machine for High Performance Multimedia Applications", IEEE Workshop on Signal Processing Systems 1997, (Jan. 1, 1997).
5,740,461 A 4/1998 5,748,964 A 5/1998 5,752,035 A 5/1998 5,761,477 A 6/1998 5,764,908 A 6/1998 5,774,868 A 6/1998 5,778,178 A 7/1998 5,781,750 A 7/1998 5,784,584 A 7/1998 5,784,068 A 8/1998 5,805,895 A 9/1998 5,809,336 A 9/1998 5,838,165 A 11/1998 5,838,948 A 11/1998 5,875,336 A * 2/1999	Gosling Trimberger Wahbe et al. Shoji et al. Walters et al. Cragun et al. Arunachalam Blomgren et al. Moore et al. Asghar et al. Breternitz, Jr. et al. Moore et al. Chatter Bunza Dickol et al. 717/143	Communications, Computers and Signal Processing, vol. 1, pp. 277–280 (Aug. 20–22, 1997).  R. Tomasulo, An Efficient Algorithm for Exploring Multiple Arithmetic Units, IBM Journal of Research and Development, vol. 11, No. 1, pp. 25–33 (Jan. 1967).  Andrews, et al., "Migrating a CISC computer family onto RISC via object code translation", Proceedings of the Fifth International Conference on Architectural Support for Programming Languages and Operating Systems, 1992, (1992).  Berekovic, et al., "Hardware Realization of a Java Virtual Machine for High Performance Multimedia Applications", IEEE Workshop on Signal Processing Systems 1997, (Jan. 1, 1997).  Deutsch, Peter, et al., "Efficient Implementation of the
5,740,461 A 4/1998 5,748,964 A 5/1998 5,752,035 A 5/1998 5,761,477 A 6/1998 5,764,908 A 6/1998 5,768,593 A 6/1998 5,778,178 A 7/1998 5,781,750 A 7/1998 5,784,584 A 7/1998 5,794,068 A 8/1998 5,805,895 A 9/1998 5,805,895 A 9/1998 5,803,316 A 11/1998 5,838,165 A 11/1998 5,838,948 A 11/1998 5,875,336 A * 2/1999 5,889,996 A 3/1999	Gosling Trimberger Wahbe et al. Shoji et al. Walters et al. Cragun et al. Arunachalam Blomgren et al. Moore et al. Asghar et al. Breternitz, Jr. et al. Moore et al. Chatter Bunza Dickol et al. 717/143	Communications, Computers and Signal Processing, vol. 1, pp. 277–280 (Aug. 20–22, 1997).  R. Tomasulo, An Efficient Algorithm for Exploring Multiple Arithmetic Units, IBM Journal of Research and Development, vol. 11, No. 1, pp. 25–33 (Jan. 1967).  Andrews, et al., "Migrating a CISC computer family onto RISC via object code translation", Proceedings of the Fifth International Conference on Architectural Support for Programming Languages and Operating Systems, 1992, (1992). Berekovic, et al., "Hardware Realization of a Java Virtual Machine for High Performance Multimedia Applications", IEEE Workshop on Signal Processing Systems 1997, (Jan. 1, 1997).  Deutsch, Peter, et al., "Efficient Implementation of the Smalltalk-80 System", 11th ACM SIGACT-SIGPLAN Sym-
5,740,461 A 4/1998 5,748,964 A 5/1998 5,752,035 A 5/1998 5,761,477 A 6/1998 5,768,593 A 6/1998 5,774,868 A 6/1998 5,778,1750 A 7/1998 5,781,750 A 7/1998 5,784,584 A 7/1998 5,894,068 A 8/1998 5,805,895 A 9/1998 5,805,895 A 9/1998 5,838,165 A 11/1998 5,875,336 A 2/1999 5,889,996 A 3/1999 5,889,996 A 3/1999 5,889,996 A 4/1999	Gosling Trimberger Wahbe et al. Shoji et al. Walters et al. Cragun et al. Arunachalam Blomgren et al. Moore et al. Asghar et al. Breternitz, Jr. et al. Moore et al. Chatter Bunza Dickol et al. 717/143 Adams	Communications, Computers and Signal Processing, vol. 1, pp. 277–280 (Aug. 20–22, 1997).  R. Tomasulo, An Efficient Algorithm for Exploring Multiple Arithmetic Units, IBM Journal of Research and Development, vol. 11, No. 1, pp. 25–33 (Jan. 1967).  Andrews, et al., "Migrating a CISC computer family onto RISC via object code translation", Proceedings of the Fifth International Conference on Architectural Support for Programming Languages and Operating Systems, 1992, (1992). Berekovic, et al., "Hardware Realization of a Java Virtual Machine for High Performance Multimedia Applications", IEEE Workshop on Signal Processing Systems 1997, (Jan. 1, 1997).  Deutsch, Peter, et al., "Efficient Implementation of the Smalltalk-80 System", 11th ACM SIGACT-SIGPLAN Symposium on Principles of Programming Languages, 1984,
5,740,461 A 4/1998 5,748,964 A 5/1998 5,752,035 A 5/1998 5,761,477 A 6/1998 5,764,908 A 6/1998 5,774,868 A 6/1998 5,774,868 A 7/1998 5,781,750 A 7/1998 5,781,750 A 7/1998 5,794,068 A 8/1998 5,805,895 A 9/1998 5,809,336 A 9/1998 5,838,165 A 11/1998 5,838,165 A 11/1998 5,838,948 A 11/1998 5,875,336 A 2/1999 5,889,996 A 3/1999 5,889,996 A 3/1999 5,898,885 A 4/1999 5,993,761 A 5/1999	Gosling Trimberger Wahbe et al. Shoji et al. Walters et al. Cragun et al. Arunachalam Blomgren et al. Moore et al. Asghar et al. Breternitz, Jr. et al. Moore et al. Chatter Bunza Dickol et al. Adams Dickol et al. 717/143 Adams Dickol et al. 712/229 Dickol et al. 712/36 Tyma	Communications, Computers and Signal Processing, vol. 1, pp. 277–280 (Aug. 20–22, 1997).  R. Tomasulo, An Efficient Algorithm for Exploring Multiple Arithmetic Units, IBM Journal of Research and Development, vol. 11, No. 1, pp. 25–33 (Jan. 1967).  Andrews, et al., "Migrating a CISC computer family onto RISC via object code translation", Proceedings of the Fifth International Conference on Architectural Support for Programming Languages and Operating Systems, 1992, (1992). Berekovic, et al., "Hardware Realization of a Java Virtual Machine for High Performance Multimedia Applications", IEEE Workshop on Signal Processing Systems 1997, (Jan. 1, 1997).  Deutsch, Peter, et al., "Efficient Implementation of the Smalltalk-80 System", 11th ACM SIGACT-SIGPLAN Symposium on Principles of Programming Languages, 1984, (1984).
5,740,461 A 4/1998 5,748,964 A 5/1998 5,752,035 A 5/1998 5,764,908 A 6/1998 5,764,908 A 6/1998 5,774,868 A 6/1998 5,778,178 A 7/1998 5,781,750 A 7/1998 5,784,584 A 7/1998 5,794,068 A 8/1998 5,805,895 A 9/1998 5,805,336 A 9/1998 5,838,165 A 11/1998 5,838,165 A 11/1998 5,838,948 A 11/1998 5,875,336 A 2/1999 5,898,850 A 3/1999 5,898,850 A 4/1999 5,903,761 A 5/1999 5,905,895 A 5/1999	Gosling Trimberger Wahbe et al. Shoji et al. Walters et al. Cragun et al. Arunachalam Blomgren et al. Moore et al. Asghar et al. Breternitz, Jr. et al. Moore et al. Chatter Bunza Dickol et al. Dickol et al. 717/143 Adams Dickol et al. 712/229 Dickol et al. 7712/36 Tyma Halter	Communications, Computers and Signal Processing, vol. 1, pp. 277–280 (Aug. 20–22, 1997).  R. Tomasulo, An Efficient Algorithm for Exploring Multiple Arithmetic Units, IBM Journal of Research and Development, vol. 11, No. 1, pp. 25–33 (Jan. 1967).  Andrews, et al., "Migrating a CISC computer family onto RISC via object code translation", Proceedings of the Fifth International Conference on Architectural Support for Programming Languages and Operating Systems, 1992, (1992). Berekovic, et al., "Hardware Realization of a Java Virtual Machine for High Performance Multimedia Applications", IEEE Workshop on Signal Processing Systems 1997, (Jan. 1, 1997).  Deutsch, Peter, et al., "Efficient Implementation of the Smalltalk–80 System", 11th ACM SIGACT—SIGPLAN Symposium on Principles of Programming Languages, 1984, (1984).  Ertl, "A new approach to forth native code generation",
5,740,461 A 4/1998 5,748,964 A 5/1998 5,752,035 A 5/1998 5,764,908 A 6/1998 5,764,908 A 6/1998 5,774,868 A 6/1998 5,778,178 A 7/1998 5,781,750 A 7/1998 5,784,584 A 7/1998 5,784,584 A 7/1998 5,805,895 A 9/1998 5,805,895 A 9/1998 5,838,165 A 11/1998 5,838,948 A 11/1998 5,875,336 A 2/1999 5,838,948 A 11/1998 5,875,336 A 2/1999 5,898,885 A 4/1999 5,993,761 A 5/1999 5,993,761 A 5/1999 5,993,761 A 5/1999 5,905,895 A 5/1999 5,920,720 A 7/1999	Gosling Trimberger Wahbe et al. Shoji et al. Walters et al. Cragun et al. Arunachalam Blomgren et al. Moore et al. Asghar et al. Breternitz, Jr. et al. Moore et al. Chatter Bunza Dickol et al. Dickol et al. 717/143 Adams Dickol et al. 712/229 Dickol et al. 712/36 Tyma Halter Toutonghi et al.	Communications, Computers and Signal Processing, vol. 1, pp. 277–280 (Aug. 20–22, 1997).  R. Tomasulo, An Efficient Algorithm for Exploring Multiple Arithmetic Units, IBM Journal of Research and Development, vol. 11, No. 1, pp. 25–33 (Jan. 1967).  Andrews, et al., "Migrating a CISC computer family onto RISC via object code translation", Proceedings of the Fifth International Conference on Architectural Support for Programming Languages and Operating Systems, 1992, (1992). Berekovic, et al., "Hardware Realization of a Java Virtual Machine for High Performance Multimedia Applications", IEEE Workshop on Signal Processing Systems 1997, (Jan. 1, 1997).  Deutsch, Peter, et al., "Efficient Implementation of the Smalltalk-80 System", 11th ACM SIGACT-SIGPLAN Symposium on Principles of Programming Languages, 1984, (1984).
5,740,461 A 4/1998 5,748,964 A 5/1998 5,752,035 A 5/1998 5,761,477 A 6/1998 5,764,908 A 6/1998 5,774,868 A 6/1998 5,778,178 A 7/1998 5,781,750 A 7/1998 5,784,584 A 7/1998 5,805,895 A 9/1998 5,805,895 A 9/1998 5,838,165 A 11/1998 5,838,948 A 11/1998 5,875,336 A 2/1999 5,838,996 A 3/1999 5,898,855 A 4/1999 5,903,761 A 5/1999 5,903,761 A 5/1999 5,920,720 A 7/1999 5,923,892 A 7/1999	Gosling Trimberger Wahbe et al. Shoji et al. Walters et al. Cragun et al. Arunachalam Blomgren et al. Moore et al. Asghar et al. Breternitz, Jr. et al. Moore et al. Chatter Bunza Dickol et al. Dickol et al. 712/229 Dickol et al. 712/36 Tyma Halter Toutonghi et al. Levy	Communications, Computers and Signal Processing, vol. 1, pp. 277–280 (Aug. 20–22, 1997).  R. Tomasulo, An Efficient Algorithm for Exploring Multiple Arithmetic Units, IBM Journal of Research and Development, vol. 11, No. 1, pp. 25–33 (Jan. 1967).  Andrews, et al., "Migrating a CISC computer family onto RISC via object code translation", Proceedings of the Fifth International Conference on Architectural Support for Programming Languages and Operating Systems, 1992, (1992). Berekovic, et al., "Hardware Realization of a Java Virtual Machine for High Performance Multimedia Applications", IEEE Workshop on Signal Processing Systems 1997, (Jan. 1, 1997).  Deutsch, Peter, et al., "Efficient Implementation of the Smalltalk–80 System", 11th ACM SIGACT–SIGPLAN Symposium on Principles of Programming Languages, 1984, (1984).  Ertl, "A new approach to forth native code generation", EuroForth Conference Proceedings, 1992, (1992).
5,740,461 A 4/1998 5,748,964 A 5/1998 5,752,035 A 5/1998 5,761,477 A 6/1998 5,768,593 A 6/1998 5,774,868 A 6/1998 5,778,1750 A 7/1998 5,784,584 A 7/1998 5,805,895 A 9/1998 5,805,895 A 9/1998 5,803,336 A 9/1998 5,838,165 A 11/1998 5,875,336 A 2/1999 5,889,996 A 3/1999 5,889,996 A 3/1999 5,898,885 A 4/1999 5,903,761 A 5/1999 5,903,761 A 5/1999 5,923,892 A 7/1999 5,923,892 A 7/1999 5,925,123 A 7/1999	Gosling Trimberger Wahbe et al. Shoji et al. Walters et al. Cragun et al. Arunachalam Blomgren et al. Moore et al. Asghar et al. Breternitz, Jr. et al. Moore et al. Chatter Bunza Dickol et al. Adams Dickol et al. 717/143 Adams Dickol et al. 712/229 Dickol et al. 712/36 Tyma Halter Toutonghi et al. Levy Tremblay et al.	Communications, Computers and Signal Processing, vol. 1, pp. 277–280 (Aug. 20–22, 1997).  R. Tomasulo, An Efficient Algorithm for Exploring Multiple Arithmetic Units, IBM Journal of Research and Development, vol. 11, No. 1, pp. 25–33 (Jan. 1967).  Andrews, et al., "Migrating a CISC computer family onto RISC via object code translation", Proceedings of the Fifth International Conference on Architectural Support for Programming Languages and Operating Systems, 1992, (1992). Berekovic, et al., "Hardware Realization of a Java Virtual Machine for High Performance Multimedia Applications", IEEE Workshop on Signal Processing Systems 1997, (Jan. 1, 1997).  Deutsch, Peter, et al., "Efficient Implementation of the Smalltalk–80 System", 11th ACM SIGACT—SIGPLAN Symposium on Principles of Programming Languages, 1984, (1984).  Ertl, "A new approach to forth native code generation",
5,740,461 A 4/1998 5,748,964 A 5/1998 5,752,035 A 5/1998 5,761,477 A 6/1998 5,768,593 A 6/1998 5,774,868 A 6/1998 5,778,178 A 7/1998 5,781,750 A 7/1998 5,784,584 A 7/1998 5,805,895 A 9/1998 5,805,895 A 9/1998 5,805,805 A 9/1998 5,805,336 A 9/1998 5,838,948 A 11/1998 5,875,336 A 2/1999 5,889,996 A 3/1999 5,898,850 A 4/1999 5,898,850 A 4/1999 5,903,761 A 5/1999 5,903,761 A 5/1999 5,920,720 A 7/1999 5,925,123 A 7/1999 5,926,832 A 7/1999	Gosling Trimberger Wahbe et al. Shoji et al. Walters et al. Cragun et al. Arunachalam Blomgren et al. Moore et al. Asghar et al. Breternitz, Jr. et al. Moore et al. Chatter Bunza Dickol et al. Dickol et al. 717/143 Adams Dickol et al. 712/229 Dickol et al. 712/36 Tyma Halter Toutonghi et al. Levy Tremblay et al. Wing et al. Wing et al.	Communications, Computers and Signal Processing, vol. 1, pp. 277–280 (Aug. 20–22, 1997).  R. Tomasulo, An Efficient Algorithm for Exploring Multiple Arithmetic Units, IBM Journal of Research and Development, vol. 11, No. 1, pp. 25–33 (Jan. 1967).  Andrews, et al., "Migrating a CISC computer family onto RISC via object code translation", Proceedings of the Fifth International Conference on Architectural Support for Programming Languages and Operating Systems, 1992, (1992).  Berekovic, et al., "Hardware Realization of a Java Virtual Machine for High Performance Multimedia Applications", IEEE Workshop on Signal Processing Systems 1997, (Jan. 1, 1997).  Deutsch, Peter, et al., "Efficient Implementation of the Smalltalk–80 System", 11th ACM SIGACT—SIGPLAN Symposium on Principles of Programming Languages, 1984, (1984).  Ertl, "A new approach to forth native code generation", EuroForth Conference Proceedings, 1992, (1992).  Ertl, "Stack caching for interpreters", SIGPLAN, 1995, (1995).
5,740,461 A 4/1998 5,748,964 A 5/1998 5,752,035 A 5/1998 5,761,477 A 6/1998 5,764,908 A 6/1998 5,774,868 A 6/1998 5,774,868 A 7/1998 5,781,750 A 7/1998 5,781,750 A 7/1998 5,794,068 A 8/1998 5,805,805 A 9/1998 5,805,805 A 9/1998 5,838,165 A 11/1998 5,838,165 A 11/1998 5,838,948 A 11/1998 5,875,336 A 2/1999 5,888,850 A 4/1999 5,898,885 A 4/1999 5,903,761 A 5/1999 5,903,761 A 5/1999 5,903,761 A 5/1999 5,920,720 A 7/1999 5,923,892 A 7/1999 5,925,123 A 7/1999 5,926,832 A 7/1999 5,926,832 A 7/1999 5,926,832 A 7/1999 5,926,832 A 7/1999 5,937,193 A 8/1999	Gosling Trimberger Wahbe et al. Shoji et al. Walters et al. Cragun et al. Arunachalam Blomgren et al. Moore et al. Asghar et al. Breternitz, Jr. et al. Moore et al. Chatter Bunza Dickol et al. T17/143 Adams Dickol et al. T12/229 Dickol et al. T12/36 Tyma Halter Toutonghi et al. Levy Tremblay et al. Wing et al. Evoy	Communications, Computers and Signal Processing, vol. 1, pp. 277–280 (Aug. 20–22, 1997).  R. Tomasulo, An Efficient Algorithm for Exploring Multiple Arithmetic Units, IBM Journal of Research and Development, vol. 11, No. 1, pp. 25–33 (Jan. 1967).  Andrews, et al., "Migrating a CISC computer family onto RISC via object code translation", Proceedings of the Fifth International Conference on Architectural Support for Programming Languages and Operating Systems, 1992, (1992).  Berekovic, et al., "Hardware Realization of a Java Virtual Machine for High Performance Multimedia Applications", IEEE Workshop on Signal Processing Systems 1997, (Jan. 1, 1997).  Deutsch, Peter, et al., "Efficient Implementation of the Smalltalk–80 System", 11th ACM SIGACT—SIGPLAN Symposium on Principles of Programming Languages, 1984, (1984).  Ertl, "A new approach to forth native code generation", EuroForth Conference Proceedings, 1992, (1992).  Ertl, "Stack caching for interpreters", SIGPLAN, 1995, (1995).  Ertl, "Stack caching for interpreters", EuroForth Conference
5,740,461 A 4/1998 5,748,964 A 5/1998 5,752,035 A 5/1998 5,761,477 A 6/1998 5,764,908 A 6/1998 5,774,868 A 6/1998 5,778,178 A 7/1998 5,781,750 A 7/1998 5,784,584 A 7/1998 5,794,068 A 8/1998 5,805,895 A 9/1998 5,809,336 A 9/1998 5,838,165 A 11/1998 5,838,165 A 11/1998 5,838,948 A 11/1998 5,875,336 A 2/1999 5,888,996 A 3/1999 5,888,850 A 4/1999 5,993,761 A 5/1999 5,903,761 A 5/1999 5,903,761 A 5/1999 5,923,892 A 7/1999 5,923,892 A 7/1999 5,925,123 A 7/1999 5,925,123 A 7/1999 5,925,123 A 7/1999 5,937,193 A 8/1999 5,940,858 A * 8/1999	Gosling Trimberger Wahbe et al. Shoji et al. Walters et al. Cragun et al. Arunachalam Blomgren et al. Moore et al. Asghar et al. Breternitz, Jr. et al. Moore et al. Chatter Bunza Dickol et al. Dickol et al. 717/143 Adams Dickol et al. 712/229 Dickol et al. 712/36 Tyma Halter Toutonghi et al. Levy Tremblay et al. Wing et al. Evoy Green 711/139	Communications, Computers and Signal Processing, vol. 1, pp. 277–280 (Aug. 20–22, 1997).  R. Tomasulo, An Efficient Algorithm for Exploring Multiple Arithmetic Units, IBM Journal of Research and Development, vol. 11, No. 1, pp. 25–33 (Jan. 1967).  Andrews, et al., "Migrating a CISC computer family onto RISC via object code translation", Proceedings of the Fifth International Conference on Architectural Support for Programming Languages and Operating Systems, 1992, (1992).  Berekovic, et al., "Hardware Realization of a Java Virtual Machine for High Performance Multimedia Applications", IEEE Workshop on Signal Processing Systems 1997, (Jan. 1, 1997).  Deutsch, Peter, et al., "Efficient Implementation of the Smalltalk–80 System", IIth ACM SIGACT—SIGPLAN Symposium on Principles of Programming Languages, 1984, (1984).  Ertl, "A new approach to forth native code generation", EuroForth Conference Proceedings, 1992, (1992).  Ertl, "Stack caching for interpreters", SIGPLAN, 1995, (1995).  Ertl, "Stack caching for interpreters", EuroForth Conference Proceedings 1994, (1994).
5,740,461 A 4/1998 5,748,964 A 5/1998 5,752,035 A 5/1998 5,764,908 A 6/1998 5,764,908 A 6/1998 5,774,868 A 6/1998 5,778,178 A 7/1998 5,781,750 A 7/1998 5,781,750 A 7/1998 5,784,584 A 7/1998 5,805,895 A 9/1998 5,805,895 A 9/1998 5,838,165 A 11/1998 5,838,165 A 11/1998 5,838,948 A 11/1998 5,875,336 A 2/1999 5,838,855 A 2/1999 5,898,855 A 4/1999 5,903,761 A 5/1999 5,903,761 A 5/1999 5,903,761 A 5/1999 5,903,761 A 5/1999 5,923,892 A 7/1999 5,925,123 A 7/1999 5,925,123 A 7/1999 5,926,832 A 7/1999 5,937,193 A 8/1999 5,940,858 A * 8/1999	Gosling Trimberger Wahbe et al. Shoji et al. Walters et al. Cragun et al. Arunachalam Blomgren et al. Moore et al. Asghar et al. Breternitz, Jr. et al. Moore et al. Chatter Bunza Dickol et al. Dickol et al. 717/143 Adams Dickol et al. 712/229 Dickol et al. 712/36 Tyma Halter Toutonghi et al. Levy Tremblay et al. Wing et al. Evoy Green 711/139 Dangelo 717/148	Communications, Computers and Signal Processing, vol. 1, pp. 277–280 (Aug. 20–22, 1997).  R. Tomasulo, An Efficient Algorithm for Exploring Multiple Arithmetic Units, IBM Journal of Research and Development, vol. 11, No. 1, pp. 25–33 (Jan. 1967).  Andrews, et al., "Migrating a CISC computer family onto RISC via object code translation", Proceedings of the Fifth International Conference on Architectural Support for Programming Languages and Operating Systems, 1992, (1992).  Berekovic, et al., "Hardware Realization of a Java Virtual Machine for High Performance Multimedia Applications", IEEE Workshop on Signal Processing Systems 1997, (Jan. 1, 1997).  Deutsch, Peter, et al., "Efficient Implementation of the Smalltalk–80 System", 11th ACM SIGACT–SIGPLAN Symposium on Principles of Programming Languages, 1984, (1984).  Ertl, "A new approach to forth native code generation", EuroForth Conference Proceedings, 1992, (1992).  Ertl, "Stack caching for interpreters", SIGPLAN, 1995, (1995).  Ertl, "Stack caching for interpreters", EuroForth Conference Proceedings 1994, (1994).  Glossner, et al., "Delft–Java Link Translation Buffer", Pro-
5,740,461 A 4/1998 5,748,964 A 5/1998 5,752,035 A 5/1998 5,761,477 A 6/1998 5,768,593 A 6/1998 5,774,868 A 6/1998 5,774,868 A 6/1998 5,778,1750 A 7/1998 5,784,584 A 7/1998 5,895,895 A 9/1998 5,805,895 A 9/1998 5,805,895 A 9/1998 5,838,165 A 11/1998 5,875,336 A 2/1999 5,889,996 A 3/1999 5,898,885 A 4/1999 5,898,885 A 4/1999 5,903,761 A 5/1999 5,903,761 A 5/1999 5,923,892 A 7/1999 5,923,892 A 7/1999 5,923,892 A 7/1999 5,923,7193 A 8/1999 5,946,487 A 8/1999 5,946,718 A 8/1999 5,946,718 A 8/1999	Gosling Trimberger Wahbe et al. Shoji et al. Walters et al. Cragun et al. Arunachalam Blomgren et al. Moore et al. Asghar et al. Breternitz, Jr. et al. Moore et al. Chatter Bunza Dickol et al. Dickol et al. 717/143 Adams Dickol et al. 712/229 Dickol et al. 712/36 Tyma Halter Toutonghi et al. Levy Tremblay et al. Wing et al. Evoy Green 711/139	Communications, Computers and Signal Processing, vol. 1, pp. 277–280 (Aug. 20–22, 1997).  R. Tomasulo, An Efficient Algorithm for Exploring Multiple Arithmetic Units, IBM Journal of Research and Development, vol. 11, No. 1, pp. 25–33 (Jan. 1967).  Andrews, et al., "Migrating a CISC computer family onto RISC via object code translation", Proceedings of the Fifth International Conference on Architectural Support for Programming Languages and Operating Systems, 1992, (1992).  Berekovic, et al., "Hardware Realization of a Java Virtual Machine for High Performance Multimedia Applications", IEEE Workshop on Signal Processing Systems 1997, (Jan. 1, 1997).  Deutsch, Peter, et al., "Efficient Implementation of the Smalltalk–80 System", IIth ACM SIGACT—SIGPLAN Symposium on Principles of Programming Languages, 1984, (1984).  Ertl, "A new approach to forth native code generation", EuroForth Conference Proceedings, 1992, (1992).  Ertl, "Stack caching for interpreters", SIGPLAN, 1995, (1995).  Ertl, "Stack caching for interpreters", EuroForth Conference Proceedings 1994, (1994).

### US 7,225,436 B1

Page 3

Hsieh, et al., "Java Byte Code to Native Code Translation: The Caffeine Prototype and Preliminary Results", IEEE,

Kieburtz, "A RISC architecture for symbolic computation", ACM 1987, (1987).

Mahlke, et al., "A Comparsion of Full and Partial Predicted Execution Support for ILP Processors", IEEE, (Jan. 1,

Maierhofer, et al., "Optimizing stack code", Forth Tagung, 1997, (1997).

McGhan, et al., "picoJava: A Direct Execution Engine for Java Bytecode", *IEEE*, 1998, (1998). Miyoshi, et al., "Implementation and Eveluation of Real

Time Java Threads", IEEE, (Jan. 1, 1997).

Ertl, "Implementation of stack-based languages on register machines", dissertation, Apr. 1996, (Apr. 1996).

O'Connor, et al., "picoJava-I: The Java Virtual Machine in Hardware", *IEEE*, Mar. 1997, (Mar. 1997). Rose, A C., "Hardware Java Accelerator for the ARM 7<sup>th</sup>" 4th Year Undergraduate Project in Group D, (1996/97), 1-49, Appendix.

Steensgarrd, et al., "Object and Native Code Thread Mobilty Among Heterogeneous Computers", ACM, (Jan. 1, 1995).

Sun Microsystems, "PicoJava 1 Microprocessor Core Architecture", Oct. 1996, (Oct. 1996).

Sun Microsystems, "PicoJava I, Java Processor Core Data Sheet", Dec. 1997, (Dec. 1997).

Unger, et al., "Architecture of SOAR: Smalltalk on a RISC", 11th Symposium on Computer Architecture Jun. 1984, (Jun. 1, 1984).


Rose, AC., "Hardware Java Accelerator for the ARM 7", 4th Year Undergraduate Project in Group D, (1996/97), 1-49,


Steinbusch, Otto, "Designing Hardware to Interpret Virtual Machine Instructions", Dept. of Electrical Engineering. Eindhoven University of Technology, Master Degree Thesis, Feb. 1998, 59.

<sup>\*</sup> cited by examiner

May 29, 2007


Sheet 1 of 19






May 29, 2007

Sheet 2 of 19



May 29, 2007

Sheet 3 of 19



U.S. Patent US 7,225,436 B1 May 29, 2007 Sheet 4 of 19




FIG.\_5

May 29, 2007

Sheet 5 of 19




FIG.\_6

May 29, 2007

Sheet 6 of 19

Opcodes Mnemonic	Opcode xHH	Excep Ger
пор	0x00	
aconst null	x01	
iconst_m1	x02	
iconst_n(0-5)	x03 - x08	
Iconst_n(0-1)	x09 - x0a	
fconst_n(0-2)	x0c - x0d	
dconst_n(0-1)	x0e -x0f	
bipush	x10	
sipush	, x11	
ldc	x12	. у
ldc_w	x13	y
idc2_w	x14	ý
iload "	x15	
licad	x16	
fload	x17	***************************************
dload	, x18	
aload	x19	
iload_n(0-3)	x1a-x1d	
iload_n(0-3)	x1e - x21	
fload_n(0-3)	x22 - x25	
dload_n(0-3)	x26 - x29	
aload_n(0-3)	x2a - x2d	
iaload	x2e	
bload	x2f	·
faload	x30	
daload .	x31	
aaload	x32	
baload	x33	
caload	x34	
saload	x35	
store	x36	
store	x37	· · · · · · · · · · · · · · · · · · ·
fstore	x38	
dstroe astroe	x39	
store_n(0-3)	x3a x3b - x3e	
store_n(0-3)	x3f - x42	
store_n(0-3)	x43 - x46	
dstore_n(0-3)	x47 - x4a	
astore_n(0-3)		
astore	x4b - x4e	
astore	x4f	
astroe	x50	
	x51	<del></del>
lastore	x52	
pastore lastore	x53	
	x54	
astroe astore	x55	
Masule	×56	

FIG.\_7A

May 29, 2007

Sheet 7 of 19

	T	T
pop	x57	
pop2	x58	
dup	x59	<u> </u>
dup_x1	x5 <b>a</b>	
dup_x2	x5b	
dup2	x5c	<b></b>
dup2_x1	x5d	<u> </u>
dup2_x2	x5e	
swap	x5f	
iadd	x60	<u> </u>
ladd	x61	
fadd	x62	У
dadd	x63	у
isub	. x64	·
Isub	x65	
fsub ~	x68	У
dsub	x67	у
imul	x68	
lmul	x69	
fmul .	x6a	у
dmul	x6b	у
idiv	хбс	У
ldiv	x6d	у
fdiv	x6e	у
ddiv	x6f	y
irem	×70	. у
Irem	x71	у
វែ <b>ខ</b> ភា	x72	У
drem	x73	у
ineg	x74	
ineg	x75	
fneg	x76	y
dneg	x77	y
ishl	x78	
Ishi	x79	
ishr ,	x7a	
ishr	x7b	
iushr	x7c	
lushr	x7d	
iand	x7e	
land	x7f	
ior	x80	
lor	x81	
ixor	x82	
lxor	x83	
linc	x84	
i2I	x85	у
12f	x86	ý
i2d	x87	ý
121	x88	у
12f	<b>28</b> 9	y
12d	х8а	y

FIG.\_7B

May 29, 2007

Sheet 8 of 19

(B)	x8b	V
[2]	x8c x8c	<u>y</u>
[2] [2d	x8d	<u>y</u>
	x8e	y
d2i	x8f	<b>y</b> .
d2l d2f	x90	y
	x90 x91	у
i2b i2c	x91 x92	
	x93	
i2s	x93 x94	\ <u>\</u>
lcmp ·	x95	y
fcmpl	x96	у.
fcmpg	x96 x97	y
dcmpi	x98	<u>y</u>
dempg	x99	у
ifeq	x9a x9a	
ifne ifft	x9b	<del></del>
	x9c	
ifge	x9d	
ifgt	x9e	
ifle  If_icmpeq	x9f	
if icmore	xa0	
if_icmpne if_icmplt	xa0 xa1	
	xa2	
if_acmpge	xa2 xa3	
if_cmpgt if_icmple	xa4	
if_acmpeq	xa5	
if_acmpne	xa6	
doto Il scribine	xa7	
jsr ·	xa8	
ret	xa9	
tableswitch	хаа	у
lookupswitch	xab	ý
iretum	. xac	-
Iretum	xad	
freturn	хае	
dretum	xaf	
areturn	xb0	
return	xb1	
getstatic	xb2	у
putstatic	xb3	у
getfield	xb4	у
putfield	xb5	y
invokevirtual	xb6	у
invokespecial	xb7	y
invokestatic	xb8	у
invokeinterface	. xb9	у
xxunsedxx	xba	У
пеж	xbb	ý
newarray	xbc	ý
anewarray	xbd	y
arraylength	xbe	ý

FIG.\_7C

U.S. Patent May 29, 2007 Sheet 9 of 19

		T
athrow	xbf	У
checkcast	xco	у
instanceof	xc1	У
monitarenter	xc2	У
monitorexit	xc3	. y
wide	xc4	у.
multianewarray	xc5	y
ifnull	xcf	y
ifnonnuii	xc7	У
goto w	xc8	
jsr_w	xc9	
-		
ldc_quick	хср	у
ldc_w_quick	xcc	у
ldc2_w_quick	xcd	У
getfield_quick	xce	У
putfield_quick	xcf	У
getfield2_quick	xd0	у
putfield2_quick	xd1	У
getstatic_quick	xd2	У
putstatic_quick	xd3	у
gtestatic2_quick	xd4	У
putstatic2_quick	xo5	У
invokevirtual_quick	xd6	у.
invokenonvirtual_quick	xd7	у
invokesuper_quick	xd8	у
invokestatic_quick	xd9	y
invokeinterface_quick	xda	у
invokevirtualobject_quick	xdb	y
new_quick	xdc	у
anewarray_quick	xde	у
multinewarray_quick	xdf	У
checkcast_quick	xe0	у
instanceof_quick	xe1	у
invokevirtual_quick_w	xe2	y
getfield_quick_w	xe3	у
putfield_quick_w	xe4	y
	27	
breakpoint	xca	У
impdep1	xfe	У
impdep2	ХП	У

FIG.\_7D

May 29, 2007

**Sheet 10 of 19** 

